CY7C1019BN



128K x 8 Static RAM

Features

- High speed
 - t_{AA} = 12, 15 ns
- CMOS for optimum speed/power
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with \overline{CE} and \overline{OE} options
- Functionally equivalent to CY7C1019

Functional Description


The CY7C1019BN is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy <u>memory</u> expansion is provided by an <u>active LOW Chip Enable</u> (\overline{CE}), an active LOW Output Enable (\overline{OE}), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins $(I/O_0$ through $I/O_7)$ is then written into the location specified on the address pins $(A_0$ through $A_{16})$.

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O_0 through I/O_7) are placed in <u>a</u> high-impedance state when the <u>device</u> is deselected (CE HIGH), the <u>outputs</u> are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1019BN is available in standard 32-pin TSOP Type II and 400-mil-wide SOJ packages.



Cypress Semiconductor Corporation Document #: 001-06425 Rev. ** 198 Champion Court •

San Jose, CA 95134-1709 • 408-943-2600 Revised February 1, 2006



Selection Guide

		7C1019BN-12	7C1019BN-15	Unit
Maximum Access Time	12	15	ns	
Maximum Operating Current		140	130	mA
Maximum Standby Current		10	10	mA
	L	1	1	mA

Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative $GND^{[1]}-\!0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State ^[1] 0.5V to V_{CC} + 0.5V
DC Input Voltage ^[1] 0.5V to V _{CC} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	$5V\pm10\%$
Industrial	-40°C to +85°C	$5V\pm10\%$

Electrical Characteristics Over the Operating Range

		Test Conditions			-12		-15	
Parameter	Description			Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0	mA		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]				0.8	-0.3	0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_{I} \leq V_{CC}$		-1	+1	-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \le V_{I} \le V_{CC},$ Output Disabled		-5	+5	-5	+5	μA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$ f = f _{MAX} = 1/t _{RC}			140		130	mA
I _{SB1}	Automatic CE	Max. V _{CC} , <u>CE</u> ≥ V _{IH}			40		40	mA
Power-Down Current —TTL Inputs					20		20	
I _{SB2}	Automatic CE	<u>Ma</u> x. V _{CC} ,			10		10	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{c} CE \ge V_{CC} - 0.3V, \\ V_{IN} \ge V_{CC} - 0.3V, \\ \text{or } V_{IN} \le 0.3V, \text{ f} = 0 \end{array}$			1		1	


Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:
1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
2. T_A is the "Instant On" case temperature.
3. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT <u>167Ω</u> OUTPUT O--O 1.73V

Switching Characteristics ^[4] Over the Operating Range	je
---	----

			12	-*	15		
Parameter	Description	Min. Max.		Min.	Max.	Unit	
Read Cycle							
t _{RC}	Read Cycle Time	12		15		ns	
t _{AA}	Address to Data Valid		12		15	ns	
t _{OHA}	Data Hold from Address Change	3		3		ns	
t _{ACE}	CE LOW to Data Valid		12		15	ns	
t _{DOE}	OE LOW to Data Valid		6		7	ns	
t _{LZOE}	OE LOW to Low Z	0		0		ns	
t _{HZOE}	OE HIGH to High Z ^[5, 6]		6		7	ns	
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		ns	
HZCE CE HIGH to High Z ^[5, 6]			6		7	ns	
t _{PU}	CE LOW to Power-Up			0		ns	
t _{PD}	CE HIGH to Power-Down		12		15	ns	
Write Cycle ^{[7, 8}]						
t _{WC}	Write Cycle Time	12		15		ns	
t _{SCE}	CE LOW to Write End	9		10		ns	
t _{AW}	Address Set-Up to Write End	8		10		ns	
t _{HA}	Address Hold from Write End	0		0		ns	
t _{SA}	Address Set-Up to Write Start	0		0		ns	
t _{PWE}	WE Pulse Width	8		10		ns	
t _{SD}	Data Set-Up to Write End	6		8		ns	
t _{HD}	Data Hold from Write End	0		0		ns	
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns	
t _{HZWE}	WE LOW to High Z ^[5, 6]		6		7	ns	

Notes:

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.


t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZWE} is less than t_{LZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Parameter	Description	Conditions	Min.	Max.	Unit
V _{DR}	V _{CC} for Data Retention	No input may exceed V _{CC} + 0.5V	2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{CE} \ge V_{DR} = 2.0V,$ $\frac{V_{CC}}{CE} \ge V_{CC} - 0.3V,$		300	μA
t _{CDR} ^[3]	Chip Deselect to Data Retention Time	$V_{\rm IN} \ge V_{\rm CC} - 0.3V$ or $V_{\rm IN} \le 0.3V$	0		ns
t _R	Operation Recovery Time		200		μS


Data Retention Characteristics Over the Operating Range (L Version Only)

Data Retention Waveform



Switching Waveforms

Read Cycle No. 1^[9, 10]



ADDRESS t_{RC} CE t_{ACE} OE t_{HZOE} t_{DOE} 🖛 t_{HZCE} t_{LZOE} HIGH IMPEDANCE HIGH IMPEDANCE DATA OUT -DATA VALID **t**LZCE t_{PD} ICC t_{PU} V_{CC} SUPPLY 50% 50% ISB CURRENT

Notes:

9. <u>Device</u> is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.


Read Cycle No. 2 (OE Controlled)^[10, 11]

Main of the second state of the s




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)^[12, 13]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)^[12, 13]




Notes: 12. Data I/O is high impedance if $\overline{OE} = V_{|H}$. 13. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 14. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[13]



Truth Table

CE	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write Active (I _{CC})	
L	Н	Н	High Z	Selected, Outputs Disabled Active (I _{CC})	


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1019BN-12VC	51-85033	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019BN-12ZC	51-85095	32-Lead TSOP Type II	
	CY7C1019BN-12ZXC	51-85095	32-Lead TSOP Type II (Pb-free)	
15	CY7C1019BN-15VC	51-85033	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019BN-15ZXC	51-85095	32-Lead TSOP Type II (Pb-free)	

Please contact local sales representative regarding availability of these parts



Package Diagrams



All product or company names mentioned in this document may be the trademarks of their respective holders.

Document #: 001-06425 Rev. **

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

	Document Title: CY7C1019BN 128K x 8 Static RAM Document Number: 001-06425					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	423847	See ECN	NXR	New Data Sheet		