Quad 8ns High-Speed Comparators

Features

- 8ns Typ. Propagation Delay
- 5V to 12V Input Supply
- +2.7V to +5V Output Supply
- True-to-ground Input
- Rail-to-rail Outputs
- Active Low Latch
- Single (EL5181C) Available
- Dual (EL5281C) Available
- Window Available (EL5283C)
- Pin-compatible 4ns Family Available (EL5185C, EL5285C, EL5287C, EL5485C & EL5486C)

Applications

- Threshold Detection
- · High Speed Sampling Circuits
- High Speed Triggers
- Line Receivers
- PWM Circuits
- High Speed V/F Converters

Ordering Information

Part No.	Package	Tape & Reel	Outline #
EL5481CS	SO-16	-	MDP0027
EL5481CS-T7	SO-16	7 in	MDP0027
EL5481CS-T13	SO-16	13 in	MDP0027
EL5482CU	QSOP-24	-	MDP0040
EL5482CU-T13	QSOP-24	13 in	MDP0040

General Description


The EL5481C and EL5482C comparators are designed for operation in single supply and dual supply applications with 5V to 12V between V_S + and V_S -. For single supplies, the inputs can operate from 0.1V below ground for use in ground sensing applications.


The output side of the comparators can be supplied from a single supply of 2.7V to 5V. The rail-to-rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits.

The latch input of the EL5482C can be used to hold the comparator output value by applying a low logic level to the pin.

The EL5481C is available in the 16-pin SO (0.150") package and the EL5482C in the 24-pin QSOP package. All are specified for operation over the full -40°C to +85°C temperature range. Also available are a single (EL5181C), a dual (EL5281C), and a window comparator (EL5283C).

Pin Configurations





June 14, 2001

Quad 8ns High-Speed Comparators

Absolute Maximum Ratings (T_A = 25°C)

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Analog Supply Voltage (V_S+ to V_S-)

Digital Supply Voltage (V_{SD} to GND) +7V

Differential Input Voltage $[(V_S-) -0.2V]$ to $[(V_S+) +0.2V]$

Common-mode Input Voltage Latch Input Voltage Storage Temperature Range Ambient Operating Temperature Operating Junction Temperature Power Dissipation [(V_S-) -0.2V] to [(V_Y+) +0.2V] -0.2V to [(V_Y_D) +0.2V] -65°C to +150°C -40°C to +85°C 125°C See Curves

Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_1 = T_C = T_A$

+12.6V

Electrical Characteristics

 V_S = ±5V, V_{SD} = 5V, R_L = 2.3k Ω , C_L = 15pF, T_A = 25°C, unless otherwise specified.


Parameter	Description	Condition	Min	Тур	Max	Unit
Input						
V _{OS}	Input Offset Voltage	$V_{CM = 0V, VO = 2.5V}$		1	4	mV
I _B	Input Bias Current		-6	-3.5		μA
C _{IN}	Input Capacitance			5		pF
I _{OS}	Input Offset Current	$V_{CM} = 0V, VO = 2.5V$	-2.5	0.5	2.5	μА
V_{CM}	Input Voltage Range	1001	(V _S -) - 0.1		(V _S +) - 2.25	V
CMRR	Common-mode Rejection Ratio	-5.1V < V _{CM} < +2.75V	65	90		dB
Output						
V _{OH}	Output High Voltage	V _{IN > 250mV}	V _{SD} - 0.6	V _{SD} - 0.4		V
V _{OL}	Output Low Voltage	V _{IN > 250mV}		GND + 0.25	GND + 0.5	V
Dynamic Per	formance					
t _{pd} +	Positive Going Delay Time	$V_{IN} = IV_{P-P}, V_{OD} = 50mV$		8	12	ns
t _{pd} -	Negative Going Delay Time	$V_{IN} = 1V_{P-P}, V_{OD} = 50mV$		8	12	ns
Supply						
I _S +	Positive Analog Supply Current	(per comparator)		7	8.2	mA
I _S -	Negative Analog Supply Current	(per comparator)		5	6.5	mA
I _{SD}	Digital Supply Current	(per comparator) All outputs high		4	5	mA
		(per comparator) All outputs low		0.75	1	mA
PSRR	Power Supply Rejection Ratio		60	80		dB
Latch - EL54	82C Only					
V_{LH}	Latch Input Voltage High				2.0	V
V_{LL}	Latch Input Voltage Low		0.8			
I _{LH}	Latch Input Current High	$V_{LH} = 3.0V$	-30	-18		μA
I _{LL}	Latch Input Current Low	$V_{LL} = 0.3V$	-30	-24		μΑ
t _d +	Latch Disable to High Delay			6		ns
t _d -	Latch Disable to Low Delay			6		ns
t _s	Minimum Setup Time			2		ns
t _h	Minimum Hold Time			1		ns
t _{pw} (D)	Minimum Latch Disable Pulse Width			10		ns

I_S+ (mA)


EL5481C, EL5482C

Quad 8ns High-Speed Comparators


Typical Performance Curves




Positive Supply Current vs Supply Voltage (per comparator)




Input Bias Current vs Temperature




Negative Supply Current vs Temperature



Negative Supply Current vs Negative Supply Voltage (per comparator)




Offset Voltage vs Temperature




Quad 8ns High-Speed Comparators

Typical Performance Curves


Propagation Delay vs Overdrive



Propagation Delay vs Load Capacitance




Propagation Delay vs Supply Voltage




Propagation Delay vs Overdrive


Defay Time (ns)



Propagation Delay vs Overdrive




Propagation Delay vs Source Resistance




Quad 8ns High-Speed Comparators


Typical Performance Curves




Digital Supply Current vs Input Switching Frequency (per comparator)




Output with 30MHz Input




Output High Voltage vs Load Current



Power Dissipation vs Ambient Temperature




Output with 30MHz Input V_{IN}=3V_{P-P}



Quad 8ns High-Speed Comparators

Timing Diagram



Definition of Terms

Term	Definition
V _{OS}	Input Offset Voltage - Voltage applied between the two input terminals to obtain CMOS logic threshold at the output
V _{IN}	Input Voltage Pulse Amplitude - Usually set to 1V for comparator specifications
V _{OD}	Input Voltage Overdrive - Usually set to 50mV and in opposite polarity to VIN for comparator specifications
t _{pd} +	Input to Output High Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMO logic threshold of an output low to high transition
t _{pd} -	Input to Output Low Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMO logic threshold of an output high to low transition
t _d +	Latch Disable to Output High Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a low to high transition
t _d -	Latch Disable to Output Low Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a high to low transition
t _s	Minimum Setup Time - The minimum time before the negative transition of the latch signal that an input signal change must be present i order to be acquired and held at the outputs
t _h	Minimum Hold Time - The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in order to be acquired and held at the output
$t_{pw}(D)$	Minimum Latch Disable Pulse Width - The minimum time that the latch signal must remain high in order to acquire and hold an input sign change

Pin	Des	crip	tions

Quad 8n	s High-S	peed Co	mparators	
Pin Des	cription	s		
EL5482C 14-Pin QSOP	EL5481C 16-Pin SO (0.150")	Pin Name	Function	Equivalent Circuit
1	1	INA-	Negative input, channel A	IN- US TO IN-
2	2	INA+	Positive input, channel A	Circuit 1 (Reference circuit 1)
3,10,15,22		NC	Not Connected	(Reference circuit 1)
4	3	GND	Digital ground	
5		LATCHA	Latch input, channel A	LATCH V _S + V _{SD} V _{SD} V _{SD} Circuit 2
6	4	OUTA	Output, channel A	V _{SD} V _{S+} OUT OUT V _{S-} Circuit 3
7	5	OUTB	Output, channel B	(Reference circuit 3)
8		LATCHB	Latch input, channel B	(Reference circuit 2)
9	6	VS-	Negative supply voltage	
11	7	INB+	Positive input, channel B	(Reference circuit 1)
12	8	INB-	Negative input, channel B	(Reference circuit 1)
13	9	INC-	Negative input, channel C	(Reference circuit 1)
14	10	INC+	Positive input, channel C	(Reference circuit 1)
16	11	VSD	Digital supply voltage	
17		LATCHC	Latch input, channel C	(Reference circuit 2)
18	12	OUTC	Output, channel C	(Reference circuit 3)
19	13	OUTD	Output, channel D	(Reference circuit 3)

Quad 8ns High-Speed Comparators

Pin Descriptions

EL5482C 14-Pin QSOP	EL5481C 16-Pin SO (0.150")	Pin Name	Function	Equivalent Circuit
21	14	VS+	Positive supply voltage	
23	15	IND+	Positive input, channel D	(Reference circuit 1)
24	16	IND-	Negative input, channel D	(Reference circuit 1)

Quad 8ns High-Speed Comparators

Applications Information

Power Supplies and Circuit Layout

The EL5481C and EL5482C comparators operate with single and dual supply with 5V to 12V between V_S+ and V_S-. The output side of the comparators is supplied by a single supply from 2.7V to 5V. The rail to rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits. As with many high speed devices, the supplies must be well bypassed. Elantec recommends a 4.7µF tantalum in parallel with a 0.1µF ceramic. These should be placed as close as possible to the supply pins. Keep all leads short to reduce stray capacitance and lead inductance. This will also minimize unwanted parasitic feedback around the comparator. The device should be soldered directly to the PC board instead of using a socket. Use a PC board with a good, unbroken low inductance ground plane. Good ground plane construction techniques enhance stability of the comparators.

Input Voltage Considerations

The EL5481C and EL5482C input range is specified from 0.1V below V_S - to 2.25V below V_S +. The criterion for the input limit is that the output still responds correctly to a small differential input signal. The differential input stage is a pair of PNP transistors, therefore, the input bias current flows out of the device. When either input signal falls below the negative input voltage limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on, resulting in a significant increase of input bias current. If one of the inputs goes above the positive input voltage limit, the output will still maintain the correct logic level as long as the other input stays within the input range. However, the propagation delay will increase. When both inputs are outside the input voltage range, the output becomes unpredictable. Large differential voltages greater than the supply voltage should be avoided to prevent damages to the input stage. Inputs of unused channels should not be left floating. They should be driven to a known state. For example, one input can be tied to ground and the other input can be connected to some voltage reference (like ±100mV) to avoid oscillation in the output due to unwanted output to input feedback.

Input Slew Rate

Most high speed comparators oscillate when the voltage of one of the inputs is close to or equal to the voltage on the other input due to noise or undesirable feedback. For clean output waveform, the input must meet certain minimum slew rate requirements. In some applications, it may be helpful to apply some positive feedback (hysteresis) between the output and the positive input. The hysteresis effectively causes one comparator's input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. For the EL5481C and EL5482C, the propagation delay increases when the input slew rate increases for low overdrive voltages. With high overdrive voltages, the propagation delay does not change much with the input slew rate.

Latch Pin Dynamics


The EL5482C contains a "transparent" latch for each channel. The latch pin is designed to be driven with either a TTL or CMOS output. When the latch is connected to a logic high level or left floating, the comparator is transparent and immediately responds to the changes at the input terminals. When the latch is switched to a logic low level, the comparator output remains latched to its value just before the latch's high-to-low transition. To guarantee data retention, the input signal must remain the same state at least Ins (hold time) after the latch goes low and at least 2ns (setup time) before the latch goes low. When the latch goes high, the new data will appear at the output in approximately 6ns (latch propagation delay). The EL5481C has no latch pins.

Hysteresis

Hysteresis can be added externally. The following two methods can be used to add hysteresis.

Quad 8ns High-Speed Comparators

Inverting comparator with hysteresis:



 R_3 adds a portion of the output to the threshold set by R_1 and R_2 . The calculation of the resistor values are as follows:

Select the threshold voltage V_{TH} and calculate R_1 and R_2 . The current through R_1/R_2 bias string must be many times greater than the input bias current of the comparator:

$$V_{TH} = V_{REF} \times \frac{R_1}{R_1 + R_2}$$

Let the hysteresis be V_H, and calculate R₃:

$$R_3 = \frac{V_0}{V_H} \times (R_1 \parallel R_2)$$


Where:

• V_O=V_{SD}-0.8V (swing of the output)

Recalculate R_2 to maintain the same value of V_{TH} :

$$R_2 I = (V_{REF} - V_{TH}) \div \left(\frac{V_{TH}}{R_1} + \frac{V_{TH} - 0.5V_{SD}}{R_3}\right)$$

Non inverting comparator with hysteresis:



 R_3 adds a portion of the output to the positive input. Note that the current through R_3 should be much greater than the input bias current in order to minimize errors. The calculation of the resistor values as follows:

Pick the value of R_1 . R_1 should be small (less than $1k\Omega$) in order to minimize the propagation delay time.

Choose the hysteresis V_H and calculate R₃:

$$R_3 = (V_{SD} - 0.8) \times \frac{R_1}{V_H}$$

Check the current through R_3 and make sure that it is much greater than the input bias current as follows:

$$I = \frac{0.5 V_{SD} - V_{REF}}{R_3}$$

The above two methods will generate hysteresis of up to a few hundred millivolts. Beyond that, the impedance of R_3 is low enough to affect the bias string and adjustment of R_1 may be required.

Power Dissipation

When switching at high speeds, the comparator's drive capability is limited by the rise in junction temperature caused by the internal power dissipation. For reliable operation, the junction temperature must be kept below $T_{\rm JMAX}$ (125°C).

An approximate equation for the device power dissipation is as follows. Assume the power dissipation in the load is very small:

$$P_{DISS} = (V_S \times I_S + V_{SD} \times I_{SD}) \times N$$

Where:

- V_S is the analog supply voltage from V_S+ to V_S-
- Is is the analog quiescent supply current per comparator
- \bullet V_{SD} is the digital supply voltage from V_{SD} to ground
- I_{SD} is the digital supply current per comparator
- · N is the number of comparators in the package

I_{SD} strongly depends on the input switching frequency. Please refer to the performance curve to choose the input driving frequency. Having obtained the power dissipation, the maximum junction temperature can be determined as follows:

$$T_{IMAX} = T_{MAX} + \Theta_{IA} \times P_{DISS}$$

Where:

- T_{MAX} is the maximum ambient temperature
- \bullet θ_{JA} is the thermal resistance of the package

Quad 8ns High-Speed Comparators

Threshold Detector

The inverting input is connected to a reference voltage and the non-inverting input is connected to the input. As the input passes the V_{REF} threshold, the comparator's output changes state. The non-inverting and inverting inputs may be reversed.



Crystal Oscillator

A simple crystal oscillator using one comparator of an EL5481C and EL5482C is shown below. The resistors R_1 and R_2 set the bias point at the comparator's noninverting input. Resistors R_3 , R_4 , and C_1 set the inverting input node at an appropriate DC average voltage based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. Although the EL5481C and EL5482C will give the cor-

rect logic output when an input is outside the common mode range, additional delays may occur when it is so operated. Therefore, the DC bias voltages at the inputs are set about 500mV below the center of the common mode range and the 200Ω resistor attenuates the feedback to the non-inverting input. The circuit will operate with most AT-cut crystal from 1MHz to 8MHz over a 2V to 7V supply range. The output duty cycle for this circuit is roughly 50% at 5V $V_{\rm CC}$, but it is affected by the tolerances of the resistors. The duty cycle can be adjusted by changing $V_{\rm CC}$ value.

