



2.2 – 4 -V, 14-A SYNCHRONOUS BUCK CONVERTER WITH DISABLED SINKING DURING START-UP

FEATURES

- 8-mΩ MOSFET Switches for High Efficiency at 14.5-A Peak Output Current
- Separate Low-Voltage Power Bus
- Disabled Current Sinking During Start-Up
- Adjustable Output Voltage Down to 0.9 V
- Wide PWM Frequency: Fixed 350 kHz, 550 kHz or Adjustable 280 kHz to 700 kHz
- Synchronizable to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost

APPLICATIONS


- Low-Voltage, High-Density Distributed Power Systems
- Point of Load Regulation for High-Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure
- Power PC Series Processors

DESCRIPTION


As a member of the SWIFT™ family of dc/dc regulators, the TPS54073 low-input voltage high-output current synchronous buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that enables maximum performance and flexibility in choosing the output filter L and C components; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally or externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

For reliable power up in output precharge applications, the TPS54073 is designed to only source current during start-up.

The TPS54073 is available in a thermally enhanced 28-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT™ designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles



**START-UP WAVEFORM
WITH 3 PRECHARGE DIODES**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SWIFT, PowerPAD are trademarks of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	OUTPUT VOLTAGE	PACKAGE	PART NUMBER
–40°C to 85°C	Adjustible down to 0.9 V	Plastic HTSSOP (PWP) ⁽¹⁾	TPS54073PWP

(1) The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54073PWPR). See the application section of the data sheet for PowerPAD drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		TPS54073	UNIT
V _I	Input voltage range	SS/ENA, SYNC	–0.3 to 7
		RT	–0.3 to 6
		VSENSE	–0.3 to 4
		PVIN, VIN	–0.3 to 4.5
		BOOT	–0.3 to 10
V _O	Output voltage range	VBIAS, COMP, PWRGD	–0.3 to 7
		PH	–0.6 to 6
V _O	Source current	PH	Internally limited
		COMP, VBIAS	6
I _S	Sink current	PH	25
		COMP	6
		SS/ENA, PWRGD	10
	Voltage differential	AGND to PGND	±0.3
T _J	Operating junction temperature range		–40 to 125
T _{stg}	Storage temperature range		–65 to 150
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		300

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _I	Input voltage, VIN	3		4	V
	Power Input voltage, PVIN	2.2		4	V
T _J	Operating junction temperature	–40		125	C

DISSIPATION RATINGS⁽¹⁾⁽²⁾

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T _A = 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
28-Pin PWP with solder	14.87°C/W	6.72 W ⁽³⁾	3.69 W	2.69 W
28-Pin PWP without solder ⁽⁴⁾	27.9°C/W	3.58 W	1.97 W	1.43 W

(1) For more information on the PWP package, see TI technical brief, literature number [SLMA002](#).

(2) Test board conditions:

- a. 3 inch × 3 inch, 4 layers, thickness = 0.062 inch
- b. 2-ounce copper traces located on die top of the PCB.
- c. 2-ounce copper mixed plane and traces on the bottom of the PCB.
- d. 2-ounce copper ground planes on the two internal layers of the PCB.
- e. 12 thermal vias (see the [Figure 11](#) in the *Application Section* of this data sheet.

(3) Maximum power dissipation may be limited by over current protection.

(4) Estimated performance

ELECTRICAL CHARACTERISTICS
 $T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = 3\text{ V}$ to 4 V , $PV_{IN} = 2.2\text{ V}$ to 4 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE, V_{IN}						
V_I	Input voltage, V_{IN}		3		4	V
	Supply voltage range, PV_{IN}	Output = 1.8 V	2.2		4	V
I_Q	Quiescent current	$V_{IN} = 3.3\text{ V}$	$f_s = 350\text{ kHz}$, RT open, PH pin open, SYNC = 0 V, $PV_{IN} = 2.5\text{ V}$	6.3	10	mA
			$f_s = 550\text{ kHz}$, RT open, PH pin open, SYNC $\geq 2.5\text{ V}$, $PV_{IN} = 2.5\text{ V}$	8.6	13	mA
			SHUTDOWN, SS/ENA = 0 V, $PV_{IN} = 2.5\text{ V}$	1	1.4	mA
	$PV_{IN} = 2.5\text{ V}$	$f_s = 350\text{ kHz}$, RT open, PH pin open, SYNC = 0 V, $V_{IN} = 3.3\text{ V}$	3.2	6	mA	
		$f_s = 550\text{ kHz}$, RT open, PH pin open, SYNC $\geq 2.5\text{ V}$, $V_{IN} = 3.3\text{ V}$	4.4	7	mA	
		SHUTDOWN, SS/ENA = 0 V, $V_{IN} = 3.3\text{ V}$	< 140		μA	
UNDERVOLTAGE LOCKOUT (V_{IN})						
	Start threshold voltage, UVLO			2.9	3	V
	Stop threshold voltage, UVLO		2.7	2.8		V
	Hysteresis voltage, UVLO			100		mV
	Rising and falling edge deglitch, UVLO ⁽¹⁾			2.5		μs
BIAS VOLTAGE						
	Output voltage, V_{BIAS}	$I_{(V_{BIAS})} = 0$	2.7	2.8	2.9	V
	Output current, V_{BIAS} ⁽²⁾				100	μA
CUMULATIVE REFERENCE						
V_{ref}	Accuracy		0.882	0.891	0.900	V
REGULATION						
	Line regulation ⁽³⁾⁽⁴⁾	$I_L = 7\text{ A}$, $f_s = 350\text{ kHz}$, $T_J = 85^{\circ}\text{C}$		0.05		%/V
	Load regulation ⁽³⁾⁽⁴⁾	$I_L = 0\text{ A}$ to 14 A , $f_s = 350\text{ kHz}$, $T_J = 85^{\circ}\text{C}$, $PV_{IN} = 2.5\text{ V}$, $V_{IN} = 3.3\text{ V}$		0.013		%/A
OSCILLATOR						
	Internally set—free running frequency	RT open ⁽³⁾ , SYNC $\leq 0.8\text{ V}$	280	350	420	kHz
		RT open ⁽³⁾ , SYNC $\geq 2.5\text{ V}$	440	550	660	
	Externally set—free running frequency range	RT = 180 k Ω (1% resistor to AGND) ⁽³⁾	252	280	308	kHz
		RT = 100 k Ω (1% resistor to AGND)	460	500	540	
		RT = 68 k Ω (1% resistor to AGND) ⁽³⁾	663	700	762	
	High-level threshold voltage, SYNC		2.5			V
	Low-level threshold voltage, SYNC				0.8	V
	Pulse duration, SYNC ⁽³⁾		50			ns
	Frequency range, SYNC		300		700	kHz
	Ramp valley ⁽³⁾			0.75		V
	Ramp amplitude (peak-to-peak) ⁽³⁾			1		V
	Minimum controllable on time ⁽³⁾				200	ns
	Maximum duty cycle ⁽³⁾		90%			

- (1) Specified by design
- (2) Static resistive loads only
- (3) Specified by design
- (4) Specified by the circuit used in [Figure 12](#)


ELECTRICAL CHARACTERISTICS (continued)
 $T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = 3\text{ V}$ to 4 V , $PV_{IN} = 2.2\text{ V}$ to 4 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR AMPLIFIER					
Error amplifier open-loop voltage gain	1 k Ω COMP to AGND ⁽⁵⁾	90	110		dB
Error amplifier unity gain bandwidth	Parallel 10 k Ω , 160 pF COMP to AGND ⁽⁵⁾	3	5		MHz
Error amplifier common mode input voltage range	Powered by internal LDO ⁽⁵⁾	0		VBIAS	V
Input bias current, VSENSE	VSENSE = V_{ref}		60	250	nA
Output voltage slew rate (symmetric), COMP		1	1.4		V/ μ s
PWM COMPARATOR					
PWM comparator propagation delay time, PWM comparator input to PH pin (excluding deadtime)	10-mV overdrive ⁽⁵⁾		70	85	ns
SLOW-START/ENABLE					
Enable threshold voltage, SS/ENA		0.82	1.2	1.4	V
Enable hysteresis voltage, SS/ENA ⁽⁵⁾			0.03		V
Falling edge deglitch, SS/ENA ⁽⁵⁾			2.5		μ s
Internal slow-start time		2.6	3.35	4.1	ms
Charge current, SS/ENA	SS/ENA = 0 V	2	5	8	μ A
Discharge current, SS/ENA	SS/ENA = 0.2 V, $V_{IN} = 2.7\text{ V}$, $PV_{IN} = 2.5\text{ V}$	1.3	2.3	4	mA
POWER GOOD					
Power-good threshold voltage	VSENSE falling		93		% V_{ref}
Power-good hysteresis voltage ⁽⁵⁾			3		% V_{ref}
Power-good falling edge deglitch ⁽⁵⁾			35		s
Output saturation voltage, PWRGD	$I_{(sink)} = 2.5\text{ mA}$		0.18	0.3	V
Leakage current, PWRGD	$V_{IN} = 3.3\text{ V}$, $PV_{IN} = 2.5\text{ V}$			1	μ A
CURRENT LIMIT					
Current limit	$V_{IN} = 3.3\text{ V}$, $PV_{IN} = 2.5\text{ V}$ ⁽⁵⁾ , Output shorted	14.5	21		A
Current limit leading edge blanking time ⁽⁵⁾			100		ns
Current limit total response time ⁽⁵⁾			200		ns
THERMAL SHUTDOWN					
Thermal shutdown trip point ⁽⁵⁾		135	165		$^{\circ}\text{C}$
Thermal shutdown hysteresis ⁽⁵⁾			10		$^{\circ}\text{C}$
OUTPUT POWER MOSFETS					
$r_{DS(on)}$ Power MOSFET switches	$V_{IN} = 3\text{ V}$, $PV_{IN} = 2.5\text{ V}$		8	21	m Ω
	$V_{IN} = 3.6\text{ V}$, $PV_{IN} = 2.5\text{ V}$		8	18	

(5) Specified by design

DEVICE INFORMATION


PWP PACKAGE (TOP VIEW)



TERMINAL FUNCTIONS

PIN NAME	PIN NUMBER	DESCRIPTION
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, and RT resistor. If using the PowerPAD, connect it to AGND. See the <i>Application Information</i> section for details.
BOOT	5	Bootstrap output. 0.022- μ F to 0.1- μ F low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.
COMP	3	Error amplifier output. Connect frequency compensation network from COMP to VSENSE
PGND	15, 16, 17, 18, 19	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. A single point connection to AGND is recommended.
PH	6-14	Phase output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.
PVIN	20, 21, 22, 23	Input supply for the power MOSFET switches and internal bias regulator. Bypass the PVIN pins to the PGND pins close to device package with a high-quality, low-ESR 10- μ F ceramic capacitor.
PWRGD	4	Power-good open-drain output. High when VSENSE > 90% V_{ref} , otherwise PWRGD is low. Note that output is low when SS/ENA is low or the internal shutdown signal is active.
RT	28	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f_s .
SS/ENA	26	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.
SYNC	27	Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.
VBIAS	25	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high-quality, low-ESR 0.1- μ F to 1.0- μ F ceramic capacitor.
VIN	24	Input supply for the internal control circuits. Bypass the VIN pin to the PGND pins close to device package with a high-quality, low-ESR 1- μ F ceramic capacitor.
VSENSE	2	Error amplifier inverting input. Connect to output voltage compensation network/output divider.

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.

TYPICAL CHARACTERISTICS (continued)




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

Connect the output filter capacitor(s) between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout, and PGND as small as is practical. Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pinout, they must be routed close, but maintain as much separation as possible while keeping the layout compact. Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace.

Optional prebias diodes should be connected between the output voltage trace and the prebias source. The source is VIN, PVIN, or some other voltage rail. This is dependent on the user's application circuit. In some cases, the diodes are not required if the prebias voltage is caused by an external load circuit leakage path.

For operation at full rated load current, the analog ground plane must provide an adequate heat-dissipating area. A 3-inch by 3-inch plane of 1-ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD must be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available must be used when 6-A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer must be made using 0.013-inch diameter vias to avoid solder wicking through the vias.

Eight vias must be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the twelve recommended that enhance thermal performance must be included in areas not under the device package.




Figure 11. Recommended Land Pattern for 28-Pin PWP PowerPAD




Figure 12. Application Circuit, 3.3 V to 1.5 V

Figure 12 shows the schematic for a typical TPS54073 application. The TPS54073 provides up to 14-A output current at a nominal output voltage of 1.5 V. Nominal input voltages are 3.3 V for PVIN, and 3.3 V for VIN. For proper thermal performance, the exposed PowerPAD underneath the device must be soldered to the printed-circuit board.

DESIGN PROCEDURE

The following design procedure is used to select component values for the TPS54073. Alternately, the SWIFT Designer Software is used to generate a complete design. The SWIFT Designer Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

DESIGN PARAMETERS

To begin the design process, a few parameters must be decided. The designer needs to know:

- Input voltage range

- Output voltage
- Input ripple voltage
- Output ripple voltage
- Output current rating
- Operating frequency

For this design example, use the following as the input parameters:

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage (VIN)	3.3 V
Input voltage range (PVIN)	2.2 to 3.5 V
Output voltage	1.5 V
Input ripple voltage	350 mV
Output ripple voltage	20 mV
Output current rating	14 A
Operating frequency	700 kHz

SWITCHING FREQUENCY

The switching frequency can be set to either one of two internally programmed frequencies or set to an externally programmed frequency. With the RT pin open, setting the SYNC pin at or above 2.5 V selects 550-kHz operation, while grounding or leaving the SYNC pin open selects 350-kHz operation. For this design, the switching frequency is externally programmed using the RT pin. By connecting a resistor (R4) from RT to AGND, any frequency in the range of 250 kHz to 700 kHz can be set. Use [Equation 1](#) to determine the proper value of RT.

$$R4(k\Omega) = \frac{500 \text{ kHz}}{f_s(\text{kHz})} \times 100 \text{ k}\Omega \quad (1)$$

In this example circuit, R4 is calculated to be 71.5 k Ω and the switching frequency is set at 700 kHz.

INPUT CAPACITORS

The TPS54073 requires an input de-coupling capacitor and, depending on the application, a bulk input capacitor. The minimum value for the de-coupling capacitor, C9, is 10 μF . A high-quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. Additionally, some bulk capacitance may be needed, especially if the TPS54073 circuit is not located within approximately 2 inches from the input voltage source. The value for this capacitor is not critical but it also should be rated to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable.

This input ripple voltage can be approximated by [Equation 2](#):

$$\Delta V_{\text{PVIN}} = \frac{I_{\text{OUT(MAX)}} \times 0.25}{C_{\text{BULK}} \times f_{\text{sw}}} + \left(I_{\text{OUT(MAX)}} \times \text{ESR}_{\text{MAX}} \right) \quad (2)$$

Where $I_{\text{OUT(MAX)}}$ is the maximum load current. f_{sw} is the switching frequency, $C_{\text{(BULK)}}$ is the bulk capacitor value and ESR_{MAX} is the maximum series resistance of the bulk capacitor.

The maximum RMS ripple current also needs to be checked. For worst-case conditions, this can be approximated by [Equation 3](#):

$$I_{\text{CIN}} = \frac{I_{\text{OUT(MAX)}}}{2} \quad (3)$$

In this case, the input ripple voltage would be 329 mV and the RMS ripple current would be 7 A. The maximum voltage across the input capacitors would be $V_{\text{in max}} + \Delta V_{\text{in}}/2$. The chosen bulk capacitor, a Sanyo POSCAP 6TPD330M is rated for 6.3 V and 4.4 A of ripple current; two bypass capacitors, TDK C3225X7R1C226KT are each rated

for 16 V, and the ripple current capacity is greater than 3 A at the operating frequency of 700 kHz. Total ripple current handling is in excess of 10.4 A. It is important that the maximum ratings for voltage and current are not exceeded under any circumstance.

OUTPUT FILTER COMPONENTS

Two components need to be selected for the output filter, L1 and C2. Because the TPS54073 is an externally compensated device, a wide range of filter component types and values can be supported.

Inductor Selection

To calculate the minimum value of the output inductor, use [Equation 4](#)

$$L_{\text{MIN}} = \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times K_{\text{IND}} \times I_{\text{OUT}} \times F_{\text{SW}} \times 0.8} \quad (4)$$

K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. For designs using low ESR output capacitors such as ceramics, use $K_{\text{IND}} = 0.3$. When using higher ESR output capacitors, $K_{\text{IND}} = 0.2$ yields better results. If designing for high output currents, the minimum current limit trip point must also be taken into consideration when choosing the output inductor. The minimum current limit trip point for the TPS54073 is 14.5 A. The maximum inductor ripple current can be calculated using [Equation 5](#):

$$I_{\text{LMAX}} \leq 2 \times \left(I_{\text{LIMIT(MIN)}} - I_{\text{(MAX)}} \right) \quad (5)$$

For a 14 A maximum output current, the peak-to-peak inductor ripple current must be less than 1 A. This corresponds to a K_{IND} of 0.071 in [Equation 4](#).

F_{SW} is the nominal switching frequency. Use 0.8 times the nominal switching frequency to account for internal variations from the set frequency.

The minimum inductor value is calculated to be 1.54 μH . A 2.2- μH inductor which is slightly larger than the minimum is selected.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from [Equation 6](#):

$$I_{\text{L(RMS)}} = \sqrt{I_{\text{OUT(MAX)}}^2 + \frac{1}{12} \times \left[V_{\text{OUT}} \times \frac{(V_{\text{in(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times L_{\text{OUT}} \times F_{\text{SW}} \times 0.8} \right]^2} \quad (6)$$

and the peak inductor current can be found from [Equation 7](#)

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} \times V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{sw} \times 0.8} \quad (7)$$

For this design, the RMS inductor current is 14.001 A, and the peak inductor current is 14.43 A. The Vishay IHLP5050CZ-01 style output inductor with a value of 2.2 μ H meets these current requirements. Increasing the inductor value decreases the ripple current and the corresponding output ripple voltage. The inductor value can be decreased if more margin in the RMS current is required. In general, inductor values for use with the TPS54073 falls in the range of 1 μ H to 3.3 μ H, depending on the maximum required output current.

Capacitor Requirements

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed-loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 700 kHz frequency of this design, internal circuit limitations of the TPS54073 limit the practical maximum crossover frequency to about 70 kHz. To allow for adequate phase gain in the compensation network, the LC corner frequency should be about one decade or so below the closed-loop crossover frequency. This limits the minimum capacitor value for the output filter to:

$$C_{OUT(MIN)} = \frac{1}{L_{OUT}} \times \left(\frac{K}{2\pi f_{CO}} \right)^2 \quad (8)$$

Where K is the frequency multiplier for the spread between f_{LC} and f_{CO} . K should be between 5 and 15, typically 10 for one decade difference. For a desired crossover of 40-kHz and a 2.2- μ H inductor, the minimum value for the output capacitor is 304 μ F using a minimum K factor of 6.5. Increasing the K factor would require using a larger capacitance. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any de-rating amount must also be included. The maximum RMS ripple current in the output capacitors is given by [Equation 9](#):

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[\frac{V_{OUT} \times (V_{PVIN(MAX)} - V_{OUT})}{V_{PVIN(MAX)} \times L_{OUT} \times F_{sw}} \right] \quad (9)$$

The calculated RMS ripple current is 201 mA in the output capacitors.

The maximum ESR of the output capacitor is determined by the amount of allowable output ripple as specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter; therefore, the maximum specified ESR as listed in the capacitor data is given by [Equation 10](#):

$$ESR_{MAX} = N_C \times \left[\frac{V_{IN(MAX)} \times L_{OUT} \times F_{sw} \times 0.8}{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})} \right] \times \Delta V_{P-P(MAX)} \quad (10)$$

and the maximum ESR required is 29 m Ω . A capacitor that meets these requirements is a Cornell Sanyo POSCAP 6TPD33M rated at 6.3 V with a maximum ESR of 0.015 Ω and a ripple current rating of 2 A. An additional small 0.1- μ F ceramic bypass capacitor C13 is also used.

Other capacitor types work well with the TPS54073, depending on the needs of the application.

Compensation Components

The external compensation used with the TPS54073 allows for a wide range of output filter configurations. A large range of capacitor values and types of dielectric are supported. The design example uses Type-3 compensation consisting of R1, R3, R5, C6, C7, and C8. Additionally, R2 along with R1 forms a voltage divider network that sets the output voltage. These component reference designators are the same as those used in the SWIFT Designer Software. There are a number of different ways to design a compensation network. This procedure outlines a relatively simple procedure that produces good results with most output filter combinations. Use the SWIFT Designer Software for designs with unusually high closed-loop crossover frequencies, low value, low ESR output capacitors such as ceramics or if you are unsure about the design procedure.

When designing compensation networks for the TPS54073, a number of factors need to be considered. The gain of the compensated error amplifier should not be limited by the open-loop amplifier gain characteristics and should not produce excessive gain at the switching frequency. Also, the closed-loop crossover frequency should be set less than one-fifth of the switching frequency, and the

phase margin at crossover must be greater than 45 degrees. The general procedure outlined here produces results consistent with these requirements without going into great detail about the theory of loop compensation.

First, calculate the output filter LC corner frequency using [Equation 11](#):

$$f_{LC} = \frac{1}{2\pi\sqrt{L_{OUT}C_{OUT}}} \quad (11)$$

For the design example, $f_{LC} = 5.906$ kHz.

The closed-loop crossover frequency should be chosen to be greater than f_{LC} and less than one-fifth of the switching frequency. Also, the crossover frequency should not exceed 100 kHz, as the error amplifier may not provide the desired gain. For this design, a crossover frequency of 40 kHz was chosen. This value is chosen for comparatively wide loop bandwidth while still allowing for adequate phase boost to insure stability.

Next, calculate the R2 resistor value for the output voltage of 1.5 V using [Equation 12](#):

$$R2 = \frac{R1 \times 0.891}{V_{OUT} - 0.891} \quad (12)$$

For any TPS54073 design, start with an R1 value of 10 kΩ. R2 is 14.7 kΩ.

Now, the values for the compensation components that set the poles and zeros of the compensation network can be calculated. Assuming that $R1 \gg$ than $R5$ and $C6 \gg C7$, the pole and zero locations are given by [Equation 13](#) through [Equation 20](#):

$$f_{Z1} = \frac{1}{2\pi R3 C6} \quad (13)$$

$$f_{Z2} = \frac{1}{2\pi R1 C8} \quad (14)$$

$$f_{P1} = \frac{1}{2\pi R5 C8} \quad (15)$$

$$f_{P2} = \frac{1}{2\pi R3 C7} \quad (16)$$

Additionally, there is a pole at the origin, which has unity gain at a frequency:

$$f_{INT} = \frac{1}{2\pi R1 C6} \quad (17)$$

This pole is used to set the overall gain of the compensated error amplifier and determines the closed-loop crossover frequency. Because R1 is given as 10 kΩ and the nominal crossover frequency is selected as 40 kHz, the desired f_{INT} can be calculated from [Equation 18](#):

$$f_{INT} = \frac{f_{CO} \times f_{Z1} \times f_{Z2}}{V_{IN(NOM)} \times f_{LC}^2} \quad (18)$$

For this design, one zero is placed at f_{LC} and the other at one fourth f_{LC} , so [Equation 18](#) simplifies to:

$$f_{INT} = \frac{f_{CO}}{V_{IN(NOM)} \times 4} \quad (19)$$

It is important to note that these equations are only valid for the pole and zero locations as specified

The value for C6 is given by [Equation 20](#):

$$C6 = \frac{1}{2\pi R1 f_{INT}} \quad (20)$$

The first zero, f_{Z1} is located at one-half the output filter LC corner frequency; so, R3 can be calculated from:

$$R3 = \frac{1}{\pi C6 f_{LC}} \quad (21)$$

The second zero, f_{Z2} is located at the output filter LC corner frequency; so, C8 can be calculated from:

$$C8 = \frac{1}{2\pi R1 f_{LC}} \quad (22)$$

The first pole, f_{P1} is located to coincide with output filter ESR zero frequency. This frequency is given by:

$$f_{ESR0} = \frac{1}{2\pi R_{ESR} C_{OUT}} \quad (23)$$

where R_{ESR} is the equivalent series resistance of the output capacitor.

In this case, the ESR zero frequency is 48.2 kHz, and R5 can be calculated from:

$$R5 = \frac{1}{2\pi C8 f_{ESR}} \quad (24)$$

The final pole is placed at a frequency above the closed-loop crossover frequency high enough to not cause the phase to decrease too much at the crossover frequency while still providing enough attenuation so that there is little or no gain at the switching frequency. The f_{P2} pole location for this circuit is set to 150 kHz and the last compensation component value C7 can be derived:

$$C7 = \frac{1}{2\pi R3 \times 150000} \quad (25)$$

Note that capacitors are only available in a limited range of standard values, so the nearest standard value has been chosen for each capacitor. The measured closed-loop response for this design is shown in [Figure 5](#).

BIAS AND BOOTSTRAP CAPACITORS

Every TPS54073 design requires a bootstrap capacitor, C3, and a bias capacitor, C4. The bootstrap capacitor must be a 0.1 μF . The bootstrap capacitor is located between the PH pins and BOOT. The bias capacitor is connected between the VBIAS pin and AGND. The value should be 1.0 μF . Both capacitors should be high-quality ceramic types with X7R or X5R grade dielectric for temperature stability. They should be placed as close to the device connection pins as possible.

POWER GOOD

The TPS54073 is provided with a power-good output pin PWRGD. This output is an open-drain output and is intended to be pulled up to a 3.3-V logic supply. A 10-k Ω pullup works well in this application. The absolute maximum voltage is 6 V, so care must be taken not to connect this pull up to V_{in} if the maximum input voltage exceeds 6 V.

SNUBBER CIRCUIT

R8 and C14 of the application schematic comprise a snubber circuit. The snubber is included to reduce over-shoot and ringing on the phase node when the internal high side FET turns on. Since the frequency and amplitude of the ringing depends to a large degree on parasitic effects, it is best to choose these component values based on actual measurements of any design layout. See literature number [SLUP100](#) for more detailed information on snubber design

DESIGN WITH CERAMIC CAPACITORS

Figure 13 shows an application where all ceramic capacitors, including the main output filter capacitor, are used. The compensation network components were calculated using SWIFT Designer Software. See [Figure 23](#) through [Figure 26](#) for loop response, performance graphs, and switching waveforms for this circuit.




Figure 13. 1.5 V Power Supply With Ceramic Output Capacitors

PERFORMANCE GRAPHS

The performance data for Figure 14 through Figure 22 are for the circuit in Figure 12. Conditions are $P_{VIN} = 2.5$ V, $V_{IN} = 3.3$ V, $V_O = 1.5$ V, $f_s = 700$ kHz, and $I_O = 7$ A, $T_A = 25^\circ\text{C}$, unless otherwise specified.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.




Figure 22.

PERFORMANCE GRAPHS (continued)

The performance data for [Figure 23](#) through [Figure 26](#) are for the circuit in [Figure 13](#). Conditions are $P_{VIN} = V_{IN}$ = 3.3 V, $V_O = 1.5$ V, $f_s = 700$ kHz, and $I_O = 7$ A, $T_A = 25^\circ\text{C}$, unless otherwise specified.

**MEASURED LOOP RESPONSE
VS
FREQUENCY**




Figure 23.

OUTPUT VOLTAGE RIPPLE




Figure 24.

LOAD TRANSIENT RESPONSE




Figure 25.

**FREE-AIR TEMPERATURE
VS
OUTPUT CURRENT**




Figure 26.

DETAILED DESCRIPTION

OPERATING WITH SEPARATE PVIN

The TPS54073 is designed to operate with the power stage (high-side and low-side MOSFETs) and the PVIN input connected to a separate power source from VIN. The primary intended application has VIN connected to a 3.3-V bus and PVIN connected to a 2.5-V bus. The TPS54073 cannot be damaged by any sequencing of these voltages. However, the UVLO (see detailed description section) is referenced to the VIN input. Some conditions may cause undesirable operation.

If PVIN is absent when the VIN input is high, the slow-start is released, and the PWM circuit goes to maximum duty factor. When the PVIN input ramps up, the output of the TPS54073 follows the PVIN input until enough voltage is present to regulate to the proper output value.

NOTE:

If the PVIN input is controlled via a fast bus switch, it results in a hard-start condition and may damage the load (i.e., whatever is connected to the regulated output of the TPS54073). If a power-good signal is not available from the 2.5-V power supply, one can be generated using a comparator and hold the SS/ENA pin low until the 2.5-V bus power is good. An example of this is shown in [Figure 27](#). This circuit can also be used to prevent the TPS54073 output from following the PVIN input while the PVIN power supply is ramping up.

DISABLED SINKING DURING START-UP (DSDS)

The DSDS feature enables minimal voltage drooping of output precharge capacitors at start-up. The TPS54073 is designed to disable the low-side MOSFET to prevent sinking current from a precharge output capacitor during start-up. Once the high-side MOSFET has been turned on to the maximum duty cycle limit, the low-side MOSFET is allowed to switch. Once the maximum duty cycle condition is met, the converter functions as a sourcing converter until the SS/ENA is pulled low.




Figure 27. Undervoltage Lockout Circuit for PVIN Using Open-Collector or Open-Drain Comparator

PVIN and VIN can be tied together for 3.3-V bus operation.

MAXIMUM OUTPUT VOLTAGE

The maximum attainable output voltage is limited by the minimum voltage at the PVIN pin. Nominal maximum duty cycle is limited to 90% in the TPS54073; so, maximum output voltage is:

$$V_{O(max)} = PVIN_{(min)} \times 0.9 \quad (26)$$

Care must be taken while operating when nominal conditions cause duty cycles near 90%. Load transients can require momentary increases in duty cycle. If the required duty cycle exceeds 90%, the output may fall out of regulation.

GROUNDING AND PowerPAD LAYOUT

The TPS54073 has two internal grounds (analog and power). Inside the TPS54073, the analog ground ties to all of the noise-sensitive signals, whereas the power ground ties to the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS54073, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes must tie together directly at the IC to reduce noise between the two grounds. The only components that must tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage de-coupling capacitor, and the PGND pins of the TPS54073.

UNDERVOLTAGE LOCKOUT (UVLO)

The TPS54073 incorporates an undervoltage-lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5- μ s rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN. UVLO is with respect to VIN and not PVIN, see the *Application Information* section.

SLOW-START/ENABLE (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start-up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- μ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND.

Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start-up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_d = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu\text{A}} \quad (27)$$

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu\text{A}} \quad (28)$$

The actual slow-start time is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

VBIAS REGULATOR (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high-quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor must be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital-switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits. VBIAS is derived from the VIN pin; see the functional block diagram of this data sheet.

VOLTAGE REFERENCE

The voltage reference system produces a precise V_{ref} signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high-precision regulation of the TPS54073, because it cancels offset errors in the scale and error amplifier circuits.

OSCILLATOR AND PWM RAMP

The oscillator frequency is set to an internally fixed value of 350 kHz. The oscillator frequency can be externally adjusted from 280 to 700 kHz by connecting a resistor between the RT pin to ground. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

$$\text{Switching Frequency} = \frac{100 \text{ k}\Omega}{R} \times 500 \text{ [kHz]} \quad (29)$$

ERROR AMPLIFIER

The high-performance, wide bandwidth, voltage error amplifier sets the TPS54073 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the particular application needs. Type-2 or Type-3 compensation can be employed using external compensation components.

PWM CONTROL

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control-logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp. During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset, and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as VREF. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54073 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

DEAD-TIME CONTROL AND MOSFET DRIVERS

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side FET is below 2 V. While the low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 2 V.

The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, whereas the high-side driver is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- Ω bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

OVERCURRENT PROTECTION

The cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and comparing this signal to a preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading-edge blanking circuit prevents current limit false tripping. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

THERMAL SHUTDOWN

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown automatically when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit.

Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the slow-start circuit, heating up due to the fault condition, and then shutting down on reaching the thermal shutdown trip point. This sequence repeats until the fault condition is removed.

POWER-GOOD (PWRGD)

The power-good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold or SS/ENA is low. When VIN, UVLO threshold, SS/ENA, enable threshold, and $VSENSE > 90\%$ of V_{ref} , the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V_{ref} and a 35- μ s falling-edge deglitch circuit prevent tripping of the power-good comparator due to high-frequency noise.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54073PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54073	Samples
TPS54073PWPG4	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54073	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS54073PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5
TPS54073PWPG4	PWP	HTSSOP	28	50	530	10.2	3600	3.5

GENERIC PACKAGE VIEW


PWP 28

PowerPAD™ TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4224765/B

MECHANICAL DATA

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA


PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-40/AO 01/16

NOTE: A. All linear dimensions are in millimeters

$\triangle B$ Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated