

www.ti.com SLVS547-FEBRUARY 2005

2.2 – 4 -V, 14-A SYNCHRONOUS BUCK CONVERTER WITH DISABLED SINKING DURING START-UP

¹FEATURES

- **² 8-mΩ MOSFET Switches for High Efficiency at**
-
-
-
-
-
-
-

APPLICATIONS

- **Systems** source current during start-up.
-
-
-

DESCRIPTION

14.5-A Peak Output Current As a member of the SWIFT™family of dc/dc **• Separate Low-Voltage Power Bus** regulators, the TPS54073 low-input voltage
 Principled Current Sinking During Start-Un high-output current synchronous buck PWM Disabled Current Sinking During Start-Up

^{nigh-output current synchronous} buck PWM

converter integrates all required active components.
 Adjustable Output Voltage Down to 0.9 V Included on the substrate with the listed features are • **Wide PWM Frequency: Fixed 350 kHz, 550 kHz** a true, high performance, voltage error amplifier that **or Adjustable 280 kHz to 700 kHz**
 or Adjustable 280 kHz
 or Adjustable to 700 kHz
 or Adjustable to 700 kHz
 or Adjustable 120 kHz
 or Adjustable 280 kHz
 or Adjust the output filter L and C components; an **Synchronizable to 700 kHz**

undervoltage-lockout circuit to prevent start-up until

Load Protected by Peak Current Limit and

the input voltage reaches 3 V: an internally or • **Load Protected by Peak Current Limit and** the input voltage reaches 3 V; an internally or externally set slow-start circuit to limit in-rush • **Integrated Solution Reduces Board Area and** currents; and a power good output useful for **Total Cost processor/logic reset, fault signaling, and supply processor/logic reset, fault signaling, and supply** sequencing.

For reliable power up in output precharge • **Low-Voltage, High-Density Distributed Power** applications, the TPS54073 is designed to only

Point of Load Regulation for High-
 Figure 7 The TPS54073 is available in a thermally enhanced Performance DSPs, FPGAs, ASICs, and
 $\frac{98 \text{ min}}{28 \text{ min}}$ TSSOP (PWP) PowerPADTM package which **Performance DSPs, FPGAs, ASICs, and** 28-pin TSSOP (PWP) PowerPAD™ package, which
Microprocessors and aliminates bulky beatsinks. TL provides evaluation **MICTOPTOCESSOTS**
Broadband, Networking, and Optical entity and the SWIFTTM designer software tool to • **Broadband, Networking, and Optical** modules and the SWIFT™ designer software tool to **Communications Infrastructure** aid in quickly achieving high-performance power • **Power PC Series Processors** supply designs to meet aggressive equipment development cycles

START-UP WAVEFORM WITH 3 PRECHARGE DIODES

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Æ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SWIFT, PowerPAD are trademarks of Texas Instruments.

[TPS54073](http://focus.ti.com/docs/prod/folders/print/tps54073.html)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

(1) The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54073PWPR). See the application section of the data sheet for PowerPAD drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

DISSIPATION RATINGS(1)(2)

(1) For more information on the PWP package, see TI technical brief, literature number [SLMA002](http://www-s.ti.com/sc/techlit/SLMA002).

(2) Test board conditions:

- a. 3 inch \times 3 inch, 4 layers, thickness = 0.062 inch
- b. 2-ounce copper traces located on die top of the PCB.
- c. 2-ounce copper mixed plane and traces on the bottom of the PCB.
- d. 2-ounce copper ground planes on the two internal layers of the PCB.
- e. 12 thermal vias (see the [Figure 11](#page-8-0) in the *Application Section* of this data sheet.
- (3) Maximum power dissipation may be limited by over current protection.
- (4) Estimated performance

www.ti.com SLVS547-FEBRUARY 2005

ELECTRICAL CHARACTERISTICS

 $T_J = -40^{\circ}$ C to 125°C, VIN = 3 V to 4 V, PVIN = 2.2 V to 4 V (unless otherwise noted)

(1) Specified by design

(2) Static resistive loads only

(3) Specified by design

(4) Specified by the circuit used in [Figure 12](#page-9-0)

Texas **INSTRUMENTS**

SLVS547-FEBRUARY 2005 WWW.tti.com

ELECTRICAL CHARACTERISTICS (continued)

 $T_J = -40^{\circ}$ C to 125°C, VIN = 3 V to 4 V, PVIN = 2.2 V to 4 V (unless otherwise noted)

(5) Specified by design

www.ti.com SLVS547-FEBRUARY 2005

DEVICE INFORMATION

TERMINAL FUNCTIONS

SLVS547-FEBRUARY 2005 WWW.ti.com New York 2005

TYPICAL CHARACTERISTICS

6 *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS547&partnum=TPS54073)* Copyright © 2005, Texas Instruments Incorporated

Product Folder Link(s): *[TPS54073](http://focus.ti.com/docs/prod/folders/print/tps54073.html)*

www.ti.com SLVS547-FEBRUARY 2005

TYPICAL CHARACTERISTICS (continued)

Texas **INSTRUMENTS**

SLVS547-FEBRUARY 2005 WWW.ti.com Number 2005

APPLICATION INFORMATION

PCB LAYOUT

Figure 10. TPS54073 Layout

The PVIN pins are connected together on the printed- additional vias at the ground side of the input and circuit board (PCB) and bypassed with a low ESR output filter capacitors. The AGND and PGND pins ceramic bypass capacitor. Care should be taken to are tied to the PCB ground by connecting them to the minimize the loop area formed by the bypass ground area under the device as shown in Figure 10. minimize the loop area formed by the bypass ground area under the device as shown in Figure 10.
capacitor connections, the PVIN pins, and the Use a separate wide trace for the analog ground capacitor connections, the PVIN pins, and the TPS54073 ground pins. The minimum recommended bypass capacitance is a 10-µF ceramic capacitor with voltage set point divider, timing resistor RT, slow-start a X5R or X7R dielectric. The optimum placement is capacitor, and bias capacitor grounds. The PH pins as close as possible to the PVIN pins, the AGND, are tied together and routed to the output inductor. and PGND pins. See Figure 10 for an example of a Because the PH connection is the switching node, an board layout. If the VIN is connected to a separate inductor is located close to the PH pins, and the area board layout. If the VIN is connected to a separate source supply, it is bypassed with its own capacitor. There is an area of ground on the top layer of the excessive capacitive coupling. Connect the boot PCB, directly under the IC, with an exposed area for capacitor between the phase node and the BOOT pin connection to the PowerPAD. Use vias to connect as shown in Figure 10. Keep the boot capacitor close this ground area to any internal ground planes. Use to the IC, and minimize the conductor trace lengths.

signal path. This analog ground is used for the of the PCB conductor is minimized to prevent

Connect the output filter capacitor(s) between the For operation at full rated load current, the analog VOUT trace and PGND. It is important to keep the ground plane must provide an adequate loop formed by the PH pins, Lout, Cout, and PGND heat-dissipating area. A 3-inch by 3-inch plane of as small as is practical. Place the compensation 1-ounce copper is recommended, though not components from the VOUT trace to the VSENSE mandatory, depending on ambient temperature and and COMP pins. Do not place these components too airflow. Most applications have larger areas of close to the PH trace. Due to the size of the IC internal ground plane available, and the PowerPAD package and the device pinout, they must be routed must be connected to the largest area available. close, but maintain as much separation as possible Additional areas on the top or bottom layers also help while keeping the layout compact. Connect the bias dissipate heat, and any area available must be used capacitor from the VBIAS pin to analog ground using when 6-A or greater operation is desired. Connection the isolated analog ground trace. If a slow-start from the exposed area of the PowerPAD to the capacitor or RT resistor is used, or if the SYNC pin is analog ground plane layer must be made using used to select 350-kHz operating frequency, connect 0.013-inch diameter vias to avoid solder wicking them to this trace. the control of the vias. The vias.

Optional prebias diodes should be connected Eight vias must be in the PowerPAD area with four between the output voltage trace and the prebias additional vias located under the device package. The between the output voltage trace and the prebias source. The source is VIN, PVIN, or some other size of the vias under the package, but not in the voltage rail. This is dependent on the user's exposed thermal pad area, can be increased to vertile application circuit. In some cases the diodes are not 0.018. Additional vias bevond the twelve application circuit. In some cases, the diodes are not 0.018. Additional vias beyond the twelve required if the prebias voltage is caused by an recommended that enhance thermal performance external load circuit leakage path. The state of the must be included in areas not under the device

[TPS54073](http://focus.ti.com/docs/prod/folders/print/tps54073.html)

internal ground plane available, and the PowerPAD

package.

Figure 11. Recommended Land Pattern for 28-Pin PWP PowerPAD

[TPS54073](http://focus.ti.com/docs/prod/folders/print/tps54073.html)

SLVS547-FEBRUARY 2005 WWW.ti.com Number 2005

Figure 12. Application Circuit, 3.3 V to 1.5 V

Figure 12 shows the schematic for a typical • Output voltage TPS54073 application. The TPS54073 provides up to • Input ripple voltage 14-A output current at a nominal output voltage of 14-A bulput current at a hominal bulput voltage of Culput ripple voltage
1.5 V. Nominal input voltages are 3.3 V for PVIN, and
3.3 V for VIN For proper thermal performance the Culput current rating 3.3 V for VIN. For proper thermal performance, the
exposed PowerPAD underneath the device must be • Operating frequency exposed PowerPAD underneath the device must be soldered to the printed-circuit board.
For this design example, use the following as the

DESIGN PROCEDURE

The following design procedure is used to select component values for the TPS54073. Alternately, the SWIFT Designer Software is used to generate a complete design. The SWIFT Designer Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

DESIGN PARAMETERS

To begin the design process, a few parameters must be decided. The designer needs to know:

• Input voltage range

-
-
-
-
-

input parameters:

SWITCHING FREQUENCY

The switching frequency can be set to either one of
than 3 A at the operating frequency of 700 kHz. Total
two internally programmed frequencies or set to a
externally programmed frequency. With the RT pin
open, setting the 550-kHz operation, while grounding or leaving the SYNC pin open selects 350-kHz operation. For this design, the switching frequency is externally Two components need to be selected for the output programmed using the RT pin. By connecting a filter, L1 and C2. Because the TPS54073 is an resistor (R4) from RT to AGND, any frequency in the externally compensated device, a wide range of filter range of 250 kHz to 700 kHz can be set. Use component types and values can be supported. Equation 1 to determine the proper value of RT.

$$
R4(k\Omega) = \frac{500 \text{ kHz}}{f\text{S(kHz)}} \times 100 \text{ k}\Omega
$$
\n(1)

In this example circuit, R4 is calculated to be 71.5 kΩ inductor, use Equation 4 and the switching frequency is set at 700 kHz.

INPUT CAPACITORS

The TPS54073 requires an input de-coupling
capacitor and, depending on the application, a bulk
input capacitor. The minimum value for the
de-coupling capacitor, C9, is 10 μ F. A high-quality
ceramic type X5R or X7R is r input voltage. Additionally, some bulk capacitance
may be needed, especially if the TPS54073 circuit is minimum current limit trip point must also be taken
not located within approximately 2 inches from the into considerat not located within approximately 2 inches from the
input voltage source. The value for this capacitor is
not critical but it also should be rated to handle the
maximum inductor ripple current can
maximum input voltage incl maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable.

This input ripple voltage can be approximated by For a 14 A maximum output current, the peak-to-peak Equation 2:

$$
\Delta V_{\text{PVIN}} = \frac{I_{\text{OUT}(MAX)} \times 0.25}{C_{\text{BULK}} \times f_{\text{sw}}} + \left(I_{\text{OUT}(MAX)} \times \text{ESR}_{\text{MAX}}\right)
$$
\n(2)

Where $I_{\text{OUT}(MAX)}$ is the maximum load current. f_{sw} is
the switching frequency, $C_{\text{IRI}(K)}$ is the bulk capacitor The minimum inductor value is calculated to be 1.54 the switching frequency, $C_{(BULK)}$ is the bulk capacitor The minimum inductor value is calculated to be 1.54 value and ESR_{MAX} is the maximum series resistance μ H. A 2.2- μ H inductor which is slightly larger than th value and ESR_{MAX} is the maximum series resistance μ H. A 2.2- μ H inductor of the bulk capacitor. of the bulk capacitor.

The maximum RMS ripple current also needs to be The output filter inductor, it is important that the checked. For worst-case conditions, this can be RMS current and saturation current ratings not be checked. For worst-case conditions, this can be approximated by Equation 3:

$$
I_{\text{CIN}} = \frac{I_{\text{OUT}(MAX)}}{2} \tag{3}
$$

In this case, the input ripple voltage would be 329 mV and the RMS ripple current would be 7 A. The maximum voltage across the input capacitors would be Vin max plus delta Vin/2. The chosen bulk and the peak inductor current can be found from capacitor, a Sanyo POSCAP 6TPD330M is rated for [Equation 7](#page-11-0) 6.3 V and 4.4 A of ripple current; two bypass capacitors, TDK C3225X7R1C226KT are each rated

for 16 V, and the ripple current capacity is greater

OUTPUT FILTER COMPONENTS

Inductor Selection

To calculate the minimum value of the output

$$
L_{\text{MIN}} = \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times K_{\text{IND}} \times I_{\text{OUT}} \times F_{\text{SW}} \times 0.8}
$$
(4)

$$
I_{LMAX} \le 2 \times \left(I_{LIMIT(MIN)} - I_{(MAX)} \right)
$$
 (5)

inductor ripple current must be less than 1 A. This corresponds to a K_{IND} of 0.071 in Equation 4.

 F_{SW} is the nominal switching frequency. Use 0.8 times the nominal switching frequency to account for

exceeded. The RMS inductor current can be found from Equation 6:

$$
I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left[V_{OUT} \times \frac{\left(V_{in(MAX)} - V_{OUT} \right)}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8} \right]^2}
$$
\n(6)

SLVS547-FEBRUARY 2005 WWW.ti.com Number 2005

$$
I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} \times V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{sw} \times 0.8} \qquad I_{COUNT(RMS)} = \frac{1}{\sqrt{1}}
$$

For this design, the RMS inductor current is 14.001 A, and the peak inductor current is 14.43 A. The Vishay IHLP5050CZ-01 style output inductor with a value of output capacitors. 2.2 µH meets these current requirements. Increasing the inductor value decreases the ripple current and The maximum ESR of the output capacitor is
the corresponding output ripple voltage. The inductor determined by the amount of allowable output ripple the corresponding output ripple voltage. The inductor determined by the amount of allowable output ripple
value can be decreased if more margin in the RMS as specified in the initial design parameters. The value can be decreased if more margin in the RMS as specified in the initial design parameters. The values of the inductor ripple current current is required. In general, inductor values for use output ripple voltage is the inductor ripple current
with the TPS54073 falls in the range of 1 uH to 3.3 times the ESR of the output filter; therefore, the with the TPS54073 falls in the range of 1 μ H to 3.3 times the ESR of the output filter; therefore, the variation on the maximum required output maximum specified ESR as listed in the capacitor $µH$, depending on the maximum required output current. $\frac{1}{2}$ current.

Capacitor Requirements Estate that the state of \mathbb{R}

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage equivalent series resistance (ESR). The dc voltage
and ripple current ratings cannot be exceeded. The
ESR is important because along with the inductor
current it determines the amount of output ripple
voltage. The actual closed-loop crossover frequency of the design and Other capacitor types work well with the TPS54073, LC corner frequency of the output filter. In general, it depending on the needs of the application. is desirable to keep the closed-loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 700 kHz frequency of this design, internal circuit limitations of The external compensation used with the TPS54073 frequency of this design, internal circuit limitations of The external compensation used with the TPS54073 limit th the TPS54073 limit the practical maximum crossover allows for a wide range of output filter configurations.
frequency to about 70 kHz, To allow for adequate is A large range of capacitor values and types of frequency to about 70 kHz. To allow for adequate and the range of capacitor values and types of frequency to about 70 kHz. To allow for adequate and the compensation network the LC. Indielectric are supported. The design e phase gain in the compensation network, the LC dielectric are supported. The design example uses
corner frequency should be about one decade or so Type-3 compensation consisting of R1, R3, R5, C6, corner frequency should be about one decade or so lype-3 compensation consisting of R1, R3, R5, C6, corner frequency should be about one decade or so lype-3 compensation consisting of R1, R3, R5, C6, corner frequency This below the closed-loop crossover frequency. This CT, and C8. Additionally, R2 along with R1 forms a
limits the minimum capacitor value for the output filter voltage divider network that sets the output voltage. limits the minimum capacitor value for the output filter to: these component reference designators are the

$$
C_{\text{OUT(MIN)}} = \frac{1}{L_{\text{OUT}}} \times \left(\frac{K}{2\pi f_{\text{CO}}}\right)^2
$$
 (8)

Where K is the frequency multiplier for the spread the SWIFT Designer Software for designs with between f_{LC} and f_{CO} . K should be between 5 and 15, unusually high closed-loop crossover frequencies, typically 10 for one decade difference. For a desired typically 10 for one decade difference. For a desired low value, low ESR output capacitors such as
crossover of 40-kHz and a 2.2-µH inductor, the coramics or if you are unsure about the design minimum value for the output capacitor is $304 \mu F$ procedure. using a minimum K factor of 6.5. Increasing the K factor would require using a larger capacitance. The When designing compensation networks for the selected output capacitor must be rated for a voltage TPS54073, a number of factors need to be selected output capacitor must be rated for a voltage greater than the desired output voltage plus one half considered. The gain of the compensated error
the ripple voltage. Any de-rating amount must also be amplifier should not be limited by the open-loop the ripple voltage. Any de-rating amount must also be amplifier should not be limited by the open-loop included
included. The maximum RMS ripple current in the amplifier gain characteristics and should not produce included. The maximum RMS ripple current in the output capacitors is given by Equation 9:

$$
I_{\text{COUT(RMS)}} = \frac{1}{\sqrt{12}} \times \left(\frac{V_{\text{DUT}} \times (V_{\text{PVIN(MAX)}} - V_{\text{OUT}})}{V_{\text{PVIN(MAX)}} \times L_{\text{OUT}} \times F_{\text{SW}}}\right)
$$
\n(9)

The calculated RMS ripple current is 201 mA in the

$$
ESR_{MAX} = N_C \times \left(\frac{V_{IN(MAX)} \times L_{OUT} \times F_{sw} \times 0.8}{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}\right) \times \Delta V_{P-P(MAX)}
$$
\n(10)

Compensation Components

same as those used in the SWIFT Designer Software. There are a number of different ways to design a compensation network. This procedure outlines a relatively simple procedure that produces good results with most output filter combinations. Use ceramics or if you are unsure about the design

excessive gain at the switching frequency. Also, the closed-loop crossover frequency should be set less than one-fifth of the switching frequency, and the

www.ti.com SLVS547-FEBRUARY 2005

phase margin at crossover must be greater than 45 degrees. The general procedure outlined here produces results consistent with these requirements without going into great detail about the theory of loop

First, calculate the output filter LC corner frequency using Equation 11:

$$
f_{\text{LC}} = \frac{1}{2\pi \sqrt{L_{\text{OUT}}} C_{\text{OUT}}}
$$
\n(11)

The closed-loop crossover frequency should be
choop to be greater than find and loop than and fifth The value for C6 is given by Equation 20: chosen to be greater than f_{LC} and less than one-fifth of the switching frequency. Also, the crossover frequency should not exceed 100 kHz, as the error amplifier may not provide the desired gain. For this design, a crossover frequency of 40 kHz was chosen. The first zero, f_{Z1} is located at one-half the output This value is chosen for comparatively wide loop filter LC corner frequency; so, R3 can be calculated This value is chosen for comparatively wide loop filter bandwidth while still allowing for adequate phase from: bandwidth while still allowing for adequate phase boost to insure stability.

Next, calculate the R2 resistor value for the output voltage of 1.5 V using Equation 12:

$$
R2 = \frac{R1 \times 0.891}{V_{\text{OUT}} - 0.891}
$$
 (12)

For any TPS54073 design, start with an R1 value of 10 kΩ. R2 is 14.7 kΩ.

Now, the values for the compensation components filter ESR zero frequency. This frequency is given by: that set the poles and zeros of the compensation network can be calculated. Assuming that R1 >> than R5 and C6 >> C7, the pole and zero locations are given by Equation 13 through Equation 20:

$$
f_{Z1} = \frac{1}{2\pi R3C6}
$$
 (13)

$$
f_{Z2} = \frac{1}{2\pi R1C8}
$$
 (14)

$$
f_{\mathsf{P1}} = \frac{1}{2\pi \mathsf{R}5\mathsf{C}8} \tag{15}
$$

$$
f_{\mathsf{P2}} = \frac{1}{2\pi \mathsf{R3C7}}
$$
\n⁽¹⁶⁾

unity gain at a frequency: crossover frequency while still providing enough

$$
f_{\text{INT}} = \frac{1}{2\pi \text{R}1\text{C}6} \tag{17}
$$

This pole is used to set the overall gain of the component value C7 can be derived: compensated error amplifier and determines the closed-loop crossover frequency. Because R1 is given as 10 k Ω and the nominal crossover frequency is selected as 40 kHz, the desired f_{INT} can be Note that capacitors are only available in a limited calculated from Equation 18:

$$
f_{\text{INT}} = \frac{f_{\text{CO}} \times f_{\text{Z1}} \times f_{\text{Z2}}}{V_{\text{IN(NOM)}} \times f_{\text{LC}}^2}
$$
(18)

compensation.
For this design, one zero is placed at f_{LC} and the
First, calculate the output filter LC corner frequency other at one fourth f_{LC} , so Equation 18 simplifies to:

$$
f_{\text{INT}} = \frac{f_{\text{CO}}}{V_{\text{IN(NOM)}} \times 4}
$$
 (19)

For the design example, f_{LC} = 5.906 kHz.
valid for the pole and zero locations as specified
valid for the pole and zero locations as specified

$$
\text{CG} = \frac{1}{2\pi \text{R1} f_{\text{INT}}}
$$
\n(20)

$$
R3 = \frac{1}{\pi C6 f_{LC}}
$$
 (21)

The second zero, f_{Z2} is located at the output filter LC corner frequency; so, C8 can be calculated from:

(12)
$$
CB = \frac{1}{2\pi R 1 f_{LC}}
$$
 (22)

The first pole, f_{P1} is located to coincide with output

$$
f_{\text{ESRO}} = \frac{1}{2\pi R_{\text{ESR}} C_{\text{OUT}}}
$$
 (23)

where R_{ESR} is the equivalent series resistance of the output capacitor.

In this case, the ESR zero frequency is 48.2 kHz, and R5 can be calculated from:

$$
R5 = \frac{1}{2\pi C8 \, f_{\text{ESR}}}
$$
 (24)

The final pole is placed at a frequency above the closed-loop crossover frequency high enough to not Additionally, there is a pole at the origin, which has cause the phase to decrease too much at the attenuation so that there is little or no gain at the switching frequency. The f_{P2} pole location for this circuit is set to 150 kHz and the last compensation

$$
C7 = \frac{1}{2\pi R3 \times 150000}
$$
 (25)

range of standard values, so the nearest standard value has been chosen for each capacitor. The measured closed-loop response for this design is shown in [Figure 5.](#page-6-0)

SLVS547-FEBRUARY 2005 WWW.ti.com Number 2005

BIAS AND BOOTSTRAP CAPACITORS SNUBBER CIRCUIT

Every TPS54073 design requires a bootstrap R8 and C14 of the application schematic comprise a capacitor, C3, and a bias capacitor, C4. The snubber circuit. The snubber is included to reduce bootstrap capacitor must be a 0.1 µF. The bootstrap over-shoot and ringing on the phase node when the capacitor is located between the PH pins and BOOT. internal high side FET turns on. Since the frequency capacitor is located between the PH pins and BOOT. The bias capacitor is connected between the VBIAS and amplitude of the ringing depends to a large pin and AGND. The value should be 1.0 μ F. Both degree on parasitic effects, it is best to choose these capacitors should be high-quality ceramic types with component values based on actual measurements of capacitors should be high-quality ceramic types with X7R or X5R grade dielectric for temperature stability. any design layout. See literature number [SLUP100](http://www-s.ti.com/sc/techlit/SLUP100) They should be placed as close to the device for more detailed information on snubber design They should be placed as close to the device connection pins as possible.

POWER GOOD

The TPS54073 is provided with a power-good output capacitors, including the main output filter capacitor, pin PWRGD. This output is an open-drain output and are used. The compensation network components pin PWRGD. This output is an open-drain output and is intended to be pulled up to a 3.3-V logic supply. A were calculated using SWIFT Designer Software. See $10\text{-}k\Omega$ pullup works well in this application. The Figure 23 through Figure 26 for loop response, 10-kΩ pullup works well in this application. The [Figure 23](#page-15-0) through [Figure 26](#page-15-0) for loop response, absolute maximum voltage is 6 V, so care must be performance graphs, and switching waveforms for absolute maximum voltage is 6 V, so care must be taken not to connect this pull up to Vin if the this circuit. maximum input voltage exceeds 6 V.

DESIGN WITH CERAMIC CAPACITORS

Figure 13 shows an application where all ceramic

Figure 13. 1.5 V Power Supply With Ceramic Output Capacitors

PERFORMANCE GRAPHS

The performance data for Figure 14 through Figure 22 are for the circuit in [Figure 12.](#page-9-0) Conditions are PVIN = 2.5 V, VIN = 3.3 V, V_O = 1.5 V, $f_s = 700$ kHz, and $I_0 = 7$ A, $T_A = 25^{\circ}$ C, unless otherwise specified.

SLVS547-FEBRUARY 2005 WWW.ti.com

PERFORMANCE GRAPHS (continued)

The performance data for Figure 23 through Figure 26 are for the circuit in [Figure 13](#page-13-0). Conditions are PVIN = VIN = 3.3 V, V_{O} = 1.5 V, f_{s} = 700 kHz, and $I_{\text{O}} = 7$ A, $T_{\text{A}} = 25$ C, unless otherwise specified.

DETAILED DESCRIPTION

OPERATING WITH SEPARATE PVIN

The TPS54073 is designed to operate with the power stage (high-side and low-side MOSFETs) and the PVIN input connected to a separate power source from VIN. The primary intended application has VIN connected to a 3.3-V bus and PVIN connected to a 2.5-V bus. The TPS54073 cannot be damaged by any sequencing of these voltages. However, the UVLO (see detailed description section) is referenced to the VIN input. Some conditions may cause undesirable operation.

If PVIN is absent when the VIN input is high, the slow-start is released, and the PWM circuit goes to maximum duty factor. When the PVIN input ramps up, the output of the TPS54073 follows the PVIN input until enough voltage is present to regulate to the proper output value.

NOTE:

If the PVIN input is controlled via a fast bus switch, it results in a hard-start condition and may damage the load (i.e., whatever is connected to the regulated output of the TPS54073). If a power-good signal is not available from the 2.5-V power supply, one can be generated using a comparator and hold the SS/ENA pin low until the 2.5-V bus power is good. An example of this is shown in Figure 27. This circuit can also be used to prevent the TPS54073 output from following the PVIN input while the PVIN power supply is ramping up.

DISABLED SINKING DURING START-UP (DSDS)

The DSDS feature enables minimal voltage drooping of output precharge capacitors at start-up. The TPS54073 is designed to disable the low-side MOSFET to prevent sinking current from a precharge output capacitor during start-up. Once the high-side MOSFET has been turned on to the maximum duty cycle limit, the low-side MOSFET is allowed to switch. Once the maximum duty cycle condition is met, the converter functions as a sourcing converter until the SS/ENA is pulled low.

Figure 27. Undervoltage Lockout Circuit for PVIN Using Open-Collector or Open-Drain Comparator

PVIN and VIN can be tied together for 3.3-V bus operation.

MAXIMUM OUTPUT VOLTAGE

The maximum attainable output voltage is limited by the minimum voltage at the PVIN pin. Nominal maximum duty cycle is limited to 90% in the TPS54073; so, maximum output voltage is:

$$
V_{O(max)} = PVIN_{(min)} \times 0.9
$$

(26)

Care must be taken while operating when nominal conditions cause duty cycles near 90%. Load transients can require momentary increases in duty cycle. If the required duty cycle exceeds 90%, the output may fall out of regulation.

GROUNDING AND PowerPAD LAYOUT

The TPS54073 has two internal grounds (analog and power). Inside the TPS54073, the analog ground ties to all of the noise-sensitive signals, whereas the power ground ties to the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS54073, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes must tie together directly at the IC to reduce noise between the two grounds. The only components that must tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage de-coupling capacitor, and the PGND pins of the TPS54073.

UNDERVOLTAGE LOCKOUT (UVLO)

The TPS54073 incorporates an undervoltage-lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5-µs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN. UVLO is with respect to VIN and not PVIN, see the *Application Information* section.

SLOW-START/ENABLE (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start-up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-µs falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND.

Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start-up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$
t_{\rm d} = C_{\rm (SS)} \times \frac{1.2 \text{ V}}{5 \text{ }\mu\text{A}}
$$

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$
t_{\text{(SS)}} = C_{\text{(SS)}} \times \frac{0.7 \text{ V}}{5 \text{ }\mu\text{A}}
$$

The actual slow-start time is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

VBIAS REGULATOR (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high-quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor must be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital-switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits. VBIAS is derived from the VIN pin; see the functional block diagram of this data sheet.

VOLTAGE REFERENCE

The voltage reference system produces a precise V_{ref} signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high-precision regulation of the TPS54073, because it cancels offset errors in the scale and error amplifier circuits.

OSCILLATOR AND PWM RAMP

The oscillator frequency is set to an internally fixed value of 350 kHz. The oscillator frequency can be externally adjusted from 280 to 700 kHz by connecting a resistor between the RT pin to ground. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency =
$$
\frac{100 \text{ k}\Omega}{R} \times 500 \text{ [kHz]}
$$

(29)

ERROR AMPLIFIER

The high-performance, wide bandwidth, voltage error amplifier sets the TPS54073 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the particular application needs. Type-2 or Type-3 compensation can be employed using external compensation components.

PWM CONTROL

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control-logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp. During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset, and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as VREF. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54073 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

DEAD-TIME CONTROL AND MOSFET DRIVERS

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side FET is below 2 V. While the low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 2 V.

The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, whereas the high-side driver is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5-Ω bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

SLVS547-FEBRUARY 2005 WWW.ti.com Number 2005

FXAS INSTRUMENTS

OVERCURRENT PROTECTION

The cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and comparing this signal to a preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading-edge blanking circuit prevents current limit false tripping. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

THERMAL SHUTDOWN

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown automatically when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit.

Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the slow-start circuit, heating up due to the fault condition, and then shutting down on reaching the thermal shutdown trip point. This sequence repeats until the fault condition is removed.

POWER-GOOD (PWRGD)

The power-good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold or SS/ENA is low. When VIN, UVLO threshold, SS/ENA, enable threshold, and VSENSE > 90% of V_{ref}, the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V_{ref} and a 35-µs falling-edge deglitch circuit prevent tripping of the power-good comparator due to high-frequency noise.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

www.ti.com 5-Jan-2022

TUBE

*All dimensions are nominal

GENERIC PACKAGE VIEW

PWP 28 PWP 28 PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PWP (R-PDSO-G28)

PowerPAD[™] PLASTIC SMALL OUTLINE

NOTES: A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. В.

Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.

- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
	-

Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Pro E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

PowerPADTM SMALL PLASTIC OUTLINE PWP $(R - PDSO - G28)$

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed
circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached
directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating
abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

 $\overline{\mathbb{A}}$ Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated