<span id="page-0-2"></span>

# Audio Dual Matched PNP Transistor

# Data Sheet **[SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**Low voltage noise at 100 Hz, 1 nV/√Hz maximum High gain bandwidth: 190 MHz typical Gain at I<sup>C</sup> = 1 mA, 165 typical Tight gain matching: 3% maximum Outstanding logarithmic conformance: rBE = 0.3 Ω typical Low offset voltage: 200 μV maximum**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Microphone preamplifiers Tape head preamplifiers Current sources and mirrors Low noise precision instrumentation Voltage controlled amplifiers/multipliers**

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

Th[e SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) is a dual, low noise, matched PNP transistor, which has been optimized for use in audio applications.

The ultralow input voltage noise of th[e SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) is typically only  $0.7 \text{ nV}/\sqrt{\text{Hz}}$  over the entire audio bandwidth of 20 Hz to 20 kHz. The low noise, high bandwidth (190 MHz), and offset voltage of (200 μV maximum) make the [SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) an ideal choice for demand ing, low noise preamplifier applications.

The [SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) also offers excellent matching of the current gain  $(\Delta h_{FE})$  to about 0.5%, which helps to reduce the high order amplifier harmonic distortion. In addition, to ensure the long-term stability of the matching parameters, internal protection diodes

#### **PIN CONNECTION DIAGRAM**



across the base to emitter junction were used to clamp any reverse base to emitter junction potential. This prevents a base to emitter breakdown condition, which can result in degradation of gain and matching performance due to excessive breakdown current.

Another feature of th[e SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) is its very low bulk resistance of 0.3  $\Omega$  typical, which assures accurate logarithmic conformance.

The [SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) is offered in 8-lead plastic dual inline (PDIP) and 8-lead standard small outline (SOIC), and its performance and characteristics are guaranteed over the extended industrial temperature range of −40°C to +85°C.

#### **Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=SSM2220.pdf&product=SSM2220&rev=C)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# TABLE OF CONTENTS



### **REVISION HISTORY**





#### **11/03—Rev. A to Rev. B**



## <span id="page-2-0"></span>**SPECIFICATIONS**

 $T_{\rm A} = 25\text{°C}$  , unless otherwise noted.

#### **Table 1.**



<sup>1</sup> Current gain is measured at collector to base voltages (V<sub>CB</sub>) swept from 0 V to V<sub>MAX</sub> at indicated collector current. Typicals are measured at V<sub>CB</sub> = 0 V. <sup>2</sup> Current gain matching ( $Δh<sub>FE</sub>$ ) is defined as follows:

 $\Delta h_{FE} = \frac{100 (\Delta I_{B}) (h_{FE})_{\text{min}}}{h_{FE}}$ 

 $I_c$ 

<sup>3</sup> Sample tested. Noise tested and specified as equivalent input voltage for each transistor.

4 Offset voltage is defined as follows:

$$
V_{OS} = V_{BE1} - V_{BE2} = \frac{KT}{q} \ln \left( \frac{I_{C1}}{I_{C2}} \right)
$$

where  $V_{OS}$  is the differential voltage for  $I_{C1} = I_{C2}$ .

### <span id="page-2-1"></span>**ELECTRICAL CHARACTERISTICS**

 $-40\textdegree\text{C} \leq \text{T}_\text{A} \leq +85\textdegree\text{C}$ , unless otherwise noted.

**Table 2.** 



<sup>1</sup> Guaranteed by V<sub>os</sub> test (TCV<sub>OS</sub> = V<sub>OS</sub>/T for V<sub>OS</sub> << V<sub>BE</sub>), where T = 298K for T<sub>A</sub> = 25°C.

## <span id="page-3-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-3-1"></span>**THERMAL RESISTANCE**





<sup>1</sup>  $\theta$ <sub>JA</sub> is specified for worst-case mounting conditions; that is,  $\theta$ <sub>JA</sub> is specified for a device in a socket for the PDIP package, and a device soldered to a printed circuit board for SOIC packages.

#### <span id="page-3-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge<br>without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-4-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 2. Low Frequency Noise









**FREQUENCY (Hz)** Figure 7. Noise Voltage Density vs. Frequency

# SSM2220 Data Sheet



# Data Sheet SSM2220







<span id="page-6-0"></span>Figure 15. Small Signal Output Conductance (hoe) vs. Collector Current

## <span id="page-7-0"></span>APPLICATIONS INFORMATION



Figure 16. Super Low Noise Amplifier

#### <span id="page-7-2"></span><span id="page-7-1"></span>**SUPER LOW NOISE AMPLIFIER**

The circuit i[n Figure 16](#page-7-2) is a super low noise amplifier, with equivalent input voltage noise of 0.32 nV/ $\sqrt{\text{Hz}}$ . By parallelin[g SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) matched pairs, a reduction of the base spreading resistance by a factor of 3 results in a further reduction of amplifier noise by a factor of  $\sqrt{3}$ . Additionally, the shot noise contribution is reduced by maintaining a high collector current (2 mA/device), which reduces the dynamic emitter resistance and decreases voltage noise. The voltage noise is inversely proportional to the square root of the stage current, whereas current noise increases proportionally. Accordingly, this amplifier capitalizes on voltage noise reduction techniques at the expense of increasing the current noise. However, high current noise is not usually important when dealing with low impedance sources.

This amplifier exhibits excellent full power ac performance, 0.08% THD into a 600  $\Omega$  load, making it suitable for exacting audio applications (se[e Figure 17\)](#page-7-3).



<span id="page-7-3"></span>Figure 17. Total Harmonic Distortion vs. Frequency of Circuit i[n Figure 16](#page-7-2) 



Figure 18. Low Noise Microphone Preamplifier

#### <span id="page-8-1"></span><span id="page-8-0"></span>**LOW NOISE MICROPHONE PREAMPLIFIER**

[Figure 18 s](#page-8-1)hows a microphone preamplifier that consists of an [SSM2220 a](http://www.analog.com/SSM2220?doc=SSM2220.pdf)nd a low noise op amp. The input stage operates at a relatively high quiescent current of 2 mA per side, which reduces the [SSM2220 t](http://www.analog.com/SSM2220?doc=SSM2220.pdf)ransistor voltage noise. The 1/f corner is less than 1 Hz. Total harmonic distortion is under 0.005% for a 10 V p-p signal from 20 Hz to 20 kHz. The preamp gain is 100, but can be modified by varying R5 or R6 ( $V_{\text{OUT}}/V_{\text{IN}} = R5/R6 + 1$ ). A total

input stage emitter current of 4 mA is provided by Q2. The constant current in Q2 is set by using the forward voltage of a GaAsP LED as a reference. The difference between this voltage and the VBE of a silicon transistor is predictable and constant (to a few percent) over a wide temperature range. The voltage difference, approximately 1 V, is dropped across the 250  $\Omega$  resistor, which produces a temperature stabilized emitter current.

03096-019



Figure 19. Voltage Noise Measurement Circuit

#### <span id="page-9-2"></span><span id="page-9-0"></span>**NOISE MEASUREMENT**

All resistive components and semiconductor junctions contribute to the system input noise. Resistive components produce Johnson noise ( $e_n^2 = 4kTBR$ , or  $e_n = 0.13\sqrt{R} \frac{N}{\sqrt{Hz}}$ , where R is in k $\Omega$ ). At semiconductor junctions, shot noise is caused by current flowing through a junction, producing voltage noise in series impedances such as transistor collector load resistors (I<sub>n</sub> = 0.556 $\sqrt{I}$  pA/ $\sqrt{Hz}$ , where I is in μA).

[Figure 19](#page-9-2) illustrates a technique for measuring the equivalent input noise voltage of th[e SSM2220.](http://www.analog.com/SSM2220?doc=SSM2220.pdf) A stage current of 1 mA is used to bias each side of the differential pair. The 5 kΩ collector resistors noise contribution is insignificant compared to the voltage noise of th[e SSM2220.](http://www.analog.com/SSM2220?doc=SSM2220.pdf) Because noise in the signal path is referred back to the input, this voltage noise is attenuated by the gain of the circuit. Consequently, the noise contribution of the collector load resistors is only 0.048 nV/√Hz. This is considerably less than the typical 0.8 nV/√Hz input noise voltage of the [SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) transistor.

The noise contribution of th[e AD8671](http://www.analog.com/AD8671?doc=SSM2220.pdf) gain stages is also negligible, due to the gain in the signal path. The op amp stages amplify the input referred noise of the transistors, increasing the signal strength to allow the noise spectral density,  $(e_n)_{input} \times 10,000$ , to be measured with a spectrum analyzer. Because equal noise contributions from each transistor in the [SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) are assumed, the output is divided by  $\sqrt{2}$  to determine the input noise of a single transistor.

Air currents cause small temperature changes that can appear as low frequency noise. To eliminate this noise source, the measurement circuit must be thermally isolated. Effects of extraneous noise sources must also be eliminated by totally shielding the circuit.



Figure 20. Cascode Current Source

#### <span id="page-9-3"></span><span id="page-9-1"></span>**CURRENT SOURCES**

A fundamental requirement for accurate current mirrors and active load stages is matched transistor components. Due to the excellent  $V_{BE}$  matching (the voltage difference between one  $V_{BE}$  and another, which is required to equalize collector current) and gain matching, the [SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) can be used to implement a variety of standard current mirrors that can source current into a load such as an amplifier stage. The advantages of current loads in amplifiers vs. resistors are an increase of voltage gain due to higher impedances, larger signal range, and in many applications, a wider signal bandwidth.

[Figure 20](#page-9-3) illustrates a cascode current mirror consisting of two [SSM2220](http://www.analog.com/SSM2220?doc=SSM2220.pdf) transistor pairs.

The cascode current source has a common base transistor in series with the output, which causes an increase in output impedance of the current source because  $V_{CE}$  stays relatively constant. High frequency characteristics are improved due to a reduction of Miller capacitance. The small signal output impedance can be determined

### Data Sheet SSM2220

by consultin[g Figure 15.](#page-6-0) Typical output impedance levels approach the performance of a perfect current source.

$$
(r_o)_{Q3} = \frac{1}{1.0 \,\mu \text{Mho}} = 1 \,\text{M}\Omega
$$

Q2 and Q3 are in series and operate at the same current level; therefore, the total output impedance is as follows:

$$
R_{\rm O}=h_{\rm FE}\times (r_{\rm o})_{\rm Q3}\approx (160)(1\ {\rm M}\Omega)=160\ {\rm M}\Omega
$$

#### **Current Matching**

The objective of current source or mirror design is generation of currents that either are matched or must maintain a constant ratio. However, mismatch of base emitter voltages causes output current errors. Consider the example of [Figure 21.](#page-10-0) 



<span id="page-10-0"></span>Figure 21. Current Matching Circuit

If the resistors and transistors are equal and the collector voltages are the same, then the collector currents match precisely. Investigating the current matching errors resulting from a nonzero Vos,  $\Delta I_c$  is defined as the current error between the two transistors.

[Figure 22](#page-10-1) describes the relationship of current matching errors vs. offset voltage for a specified average current, Ic. Note that because the relative error between the currents is exponentially proportional to the offset voltage, tight matching is required to design high accuracy current sources. For example, if the offset voltage were 5 mV at 100 μA collector current, the current matching error would be 20%. Additionally, temperature effects, such as offset drift (3  $\mu$ V/°C per mV of V<sub>OS</sub>), degrade performance if Q1 and Q2 are not well matched.



<span id="page-10-1"></span>Figure 22. Current Matching Accuracy vs. Offset Voltage

## <span id="page-11-0"></span>OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS<br>(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR<br>REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. **CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.**

> Figure 23. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8)

Dimensions shown in inches and (millimeters)



**REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.** Figure 24. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body

(R-8)

Dimensions shown in millimeters and (inches)

### <span id="page-11-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03096-0-4/13(C)** 

**ANALOG DEVICES** 

www.analog.com

**070606-A**

Rev. C | Page 12 of 12