

## FDC796N 30V N-Channel PowerTrench<sup>®</sup> MOSFET

### **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{\text{DS}(\text{ON})}$  and fast switching speed.


### Applications

- DC/DC converter
- Power management
- Load switch

### Features

- 12.5 A, 30 V.  $R_{DS(ON)} = 9 \ m\Omega \ @ V_{GS} = 10 \ V$  $R_{DS(ON)} = 12 \ m\Omega \ @ V_{GS} = 4.5 \ V$
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- Low gate charge
- High power and current handling capability
- Fast switching speed.





Absolute Maximum Ratings T <sub>A</sub> =25°C	unless otherwise noted
---	------------------------

Symbol		Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V	
V <sub>GSS</sub>	Gate-Source	e Voltage		± 20	
I <sub>D</sub>	Drain Curre	nt – Continuous	(Note 1a)	12.5	A
		<ul> <li>Pulsed</li> </ul>		40	
PD	Maximum P	ower Dissipation	(Note 1a)	2	W
			(Note 1b)	1.1	
T <sub>J</sub> , T <sub>STG</sub>	Operating a	nd Storage Junction Te	emperature Range	-55 to +150	°C
Therma	I Charact	teristics			
$R_{ ext{ hetaJA}}$	Thermal Resistance, Junction-to-Ambient (Note 1a) 60				°C/W
R <sub>0JA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1b) 111				
R <sub>0JC</sub>	Thermal Resistance, Junction-to-Case			0.5	
Packag	e Marking	g and Ordering	g Information		
Device I	Marking	Device	Reel Size	Tape width	Quantity
.79	96	FDC796N	7"	8mm	3000 units


©2004 Fairchild Semiconductor Corporation


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	30			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C		25		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			10	μA
I <sub>GSS</sub>	Gate–Body Leakage	$V_{GS}$ = ± 20 V, $V_{DS}$ = 0 V			±100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_{D} = 250 \ \mu A$	1	2	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		- 5.6		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On Resistance	$ \begin{array}{ll} V_{GS} = 10 \ V, & I_D = 12.5 \ A \\ V_{GS} = 4.5 \ V, & I_D = 11 \ A \\ V_{GS} = 10 \ V, \ I_D = 12.5 \ A, \ T_J = 125^\circ C \end{array} $		7.4 9.5 9	9 12 16	mΩ
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 V$ , $I_D = 12.5 A$		48.4		S
Dynamic	c Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 V$ , $V_{GS} = 0 V$ ,		1444		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		342		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			135		pF
R <sub>G</sub>	Gate Resistance	$V_{GS}$ = 15 mV, f = 1.0 MHz		1.25		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 15 V, I_D = 1 A,$		10	20	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = 10 \text{ V},  R_{GEN} = 6 \Omega$		3.8	7.6	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			26	42	ns
t <sub>f</sub>	Turn–Off Fall Time			13	23	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = 15 V$ , $I_D = 12.5 A$ ,		14	20	nC
Q <sub>gs</sub>	Gate–Source Charge	- V <sub>GS</sub> = 5 V		4		nC
Q <sub>gd</sub>	Gate–Drain Charge			5		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings			•	
ls	Maximum Continuous Drain-Source	¥			1.5	Α
V <sub>SD</sub>	Drain–Source Diode Forward	$V_{GS} = 0 V$ , $I_S = 1.5 A$ (Note 2)		0.73	1.2	V
	17-16-2-2		1		1	

#### tr Tur $t_{d(off)}$ Tur t<sub>f</sub> $\mathsf{Q}_\mathsf{g}$ Tota Q<sub>gs</sub> Gat $\mathsf{Q}_{\mathsf{gd}}$ Gat Drain-Sourc Ma

ls	Maximum Continuous Drain–Source Diode Forward Current				1.5	Α
$V_{\text{SD}}$	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 1.5 A$ (Note 2)		0.73	1.2	V
trr	Diode Reverse Recovery Time	I <sub>F</sub> = 12.5 A,		25		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	d <sub>iF</sub> /d <sub>t</sub> = 100 A/µs		15		nC

Notes: 1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0JC}$  is guaranteed by design while  $R_{0CA}$  is determined by the user's board design.








111°C/W when mounted b) on a minimum pad of 2 oz copper


Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

FDC796N Rev D (W)


FDC796N



# FDC796N



FDC796N



FDC796N Rev D (W)

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247 <sup>™</sup>	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT <sup>™</sup> -6
CROSSVOLT™	FRFET™	MicroPak™	QFET <sup>®</sup>	SuperSOT <sup>™</sup> -8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™່	MSX™	QT Optoelectronics <sup>™</sup>	TinyLogic <sup>®</sup>
E <sup>2</sup> CMOS <sup>™</sup>	HiSeC™	MSXPro™	Quiet Series <sup>™</sup>	TINYOPTO™
EnSigna™	I <sup>2</sup> C <sup>™</sup>	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect <sup>™</sup>	OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC <sup>®</sup>	SILENT SWITCHER®	UltraFET <sup>®</sup>
The Power Fran		OPTOPLANAR™	SMART START™	VCX™
Programmable A		PACMAN™	SPM™	

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production