Freescale Semiconductor

Technical Data

RF LDMOS Wideband Integrated Power Amplifiers

The MW4IC2230N wideband integrated circuit is designed for W-CDMA base station applications. It uses Freescale's newest High Voltage (26 to 28 Volts) LDMOS IC technology and integrates a multi-stage structure. Its wideband on-chip design makes it usable from 1600 to 2400 MHz. The linearity performances cover all modulations for cellular applications: GSM, GSM EDGE, TDMA, CDMA and W-CDMA.

Final Application

Typical Single-Carrier W-CDMA Performance: V_{DD} = 28 Volts, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, P_{out} = 5 Watts Avg., f = 2140 MHz, Channel Bandwidth = 3.84 MHz, PAR = 8.5 dB @ 0.01% Probability on CCDF. Power Gain — 31 dB

Drain Efficiency — 15%

ACPR @ 5 MHz = -45 dBc in 3.84 MHz Bandwidth

Driver Application

Typical Single-Carrier W-CDMA Performance: V_{DD} = 28 Volts, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, P_{out} = 0.4 Watts Avg., f = 2140 MHz, Channel Bandwidth = 3.84 MHz, PAR = 8.5 dB @ 0.01% Probability on CCDF. Power Gain — 31.5 dB

ACPR @ 5 MHz = -53.5 dBc in 3.84 MHz Bandwidth

- Capable of Handling 3:1 VSWR, @ 28 Vdc, 2170 MHz, 5 Watts CW Output Power
- Stable into a 3:1 VSWR. All Spurs Below -60 dBc @ 10 mW to 5 W CW P_{out}.

Features

- Characterized with Series Equivalent Large-Signal Impedance Parameters
- On-Chip Matching (50 Ohm Input, DC Blocked, >5 Ohm Output)
- Integrated Quiescent Current Temperature Compensation with Enable/Disable Function
- On-Chip Current Mirror g_m Reference FET for Self Biasing Application (1)
- Integrated ESD Protection
- 200°C Capable Plastic Package
- N Suffix Indicates Lead-Free Terminations. RoHS Compliant.
- In Tape and Reel. R1 Suffix = 500 Units per 44 mm, 13 inch Reel

V_{RG1}
V_{DS2}
V_{DS1}

RF_{in}

Quiescent Current
Temperature Compensation

V_{RG1}
V_{DS3}/RF_{out}


Figure 1. Functional Block Diagram


Document Number: MW4IC2230N Rev. 6. 5/2006

√RoHS

MW4IC2230NBR1 MW4IC2230GNBR1

2110-2170 MHz, 30 W, 28 V SINGLE W-CDMA RF LDMOS WIDEBAND INTEGRATED POWER AMPLIFIERS





Refer to AN1987, Quiescent Current Control for the RF Integrated Circuit Device Family. Go to http://www.freescale.com/rf. Select Documentation/Application Notes - AN1987.



Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	-0.5, +65	Vdc
Gate-Source Voltage	V _{GS}	-0.5, +8	Vdc
Storage Temperature Range	T _{stg}	-65 to +175	°C
Operating Channel Temperature	TJ	200	°C
Input Power	P _{in}	20	dBm

Table 2. Thermal Characteristics

Characteristic	Symbol	Value ⁽¹⁾	Unit
Thermal Resistance, Junction to Case	$R_{ heta JC}$		°C/W
Stage 1		10.5	
Stage 2		5.1	
Stage 3		2.3	

Table 3. ESD Protection Characteristics

Test Conditions	Class
Human Body Model	2 (Minimum)
Machine Model	M3 (Minimum)
Charge Device Model	C5 (Minimum)

Table 4. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	3	260	°C

Table 5. Electrical Characteristics (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit	1
----------------	--------	-----	-----	-----	------	---

Functional Tests (In Freescale Test Fixture, 50 ohm system) V_{DD} = 28 Vdc, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, I_{DQ3} = 265 mA, P_{out} = 0.4 W Avg., f = 2110 MHz, f = 2170 MHz, Single-carrier W-CDMA. ACPR measured in 3.84 MHz Channel Bandwidth @ ± 5 MHz Offset. PAR = 8.5 dB @ 0.01% Probability on CCDF.

	Power Gain	G_{ps}	29	31.5	_	dB
Ī	Input Return Loss	IRL	_	-25	-10	dB
	Adjacent Channel Power Ratio	ACPR				dBc
	$P_{out} = 0.4 \text{ W Avg.}$		_	-53.5	-50	
	$P_{out} = 1.26 \text{ W Avg.}$		_	-52	_	

Typical Performances (In Freescale Test Fixture tuned for 0.4 W Avg. W-CDMA driver) V_{DD} = 28 Vdc, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, I_{DQ3} = 265 mA, 2110 MHz

Frequency <2170 MHz

Saturated Pulsed Output Power (f = 1 kHz, Duty Cycle 10%)	P _{sat}	_	43	_	W
Quiescent Current Accuracy over Temperature (-10 to 85°C) (2)	ΔI_{QT}	_	±5	_	%
Gain Flatness in 30 MHz Bandwidth	G _F	_	0.13	_	dB
Deviation from Linear Phase in 30 MHz Bandwidth	Φ	_	±1	_	٥
Delay @ P _{out} = 0.4 W CW Including Output Matching	Delay	_	1.6	_	ns
Part-to-Part Phase Variation	ΔΦ	_	±15	_	٥

- Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to http://www.freescale.com/rf.
 Select Documentation/Application Notes AN1955.
- 2. Refer to AN1977, Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family. Go to http://www.freescale.com/rf. Select Documentation/Application Notes AN1977.

(continued)

Table 5. Electrical Characteristics (T_C = 25°C unless otherwise noted) (continued)

Characteristic Symbol Min Typ Max Unit
--

Typical Performances (In Freescale Reference Application Circuit tuned for 2-carrier W-CDMA signal) $V_{DD} = 28$ Vdc, $P_{out} = 0.4$ W Avg., $I_{DQ1} = 60$ mA, $I_{DQ2} = 400$ mA, $I_{DQ3} = 245$ mA, f1 = 2112.5 MHz, f2 = 2122.5 MHz and f1 = 2157.5 MHz, f2 = 2167.5 MHz, 2-carrier W-CDMA, 3.84 MHz Channel Bandwidth Carriers. ACPR measured in 3.84 MHz Channel Bandwidth @ ± 5 MHz Offset. IM3 measured in 3.84 MHz Channel Bandwidth @ ± 10 MHz Offset. PAR = 8.5 dB @ 0.01% Probability on CCDF.

Power Gain	G _{ps}	_	31.5	_	dB
Intermodulation Distortion	IM3	_	-52	_	dBc
Adjacent Channel Power Ratio	ACPR	_	-55	_	dBc
Input Return Loss	IRL	_	-26	_	dB





Figure 3. MW4IC2230NBR1(GNBR1) Test Circuit Schematic

Table 6. MW4IC2230NBR1(GNBR1) Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C2, C3, C4	10 μF, 35 V Tantalum Capacitors	TAJD106K035	AVX
C5, C6, C7, C8, C12	8.2 pF 100B Chip Capacitors	100B8R2CW	ATC
C9, C10	1.8 pF 100B Chip Capacitors	100B1R8BW	ATC
C11	0.3 pF 100B Chip Capacitor	100B0R3BW	ATC
R1, R2, R3	1.8 kΩ Chip Resistors (1206)		



Freescale has begun the transition of marking Printed Circuit Boards (PCBs) with the Freescale Semiconductor signature/logo. PCBs may have either Motorola or Freescale markings during the transition period. These changes will have no impact on form, fit or function of the current product.

Figure 4. MW4IC2230NBR1(GNBR1) Test Circuit Component Layout

TYPICAL CHARACTERISTICS




Figure 5. Single-Carrier W-CDMA Wideband Performance @ P_{out} = 26 dBm




Figure 6. Single-Carrier W-CDMA Wideband Performance @ P_{out} = 31 dBm

Figure 7. Adjacent Channel Power Ratio versus Output Power





Figure 8. 2-Carrier W-CDMA Wideband Performance


TYPICAL CHARACTERISTICS



2.00 V_{DD} = 28 Vdc, Small Signal 1.95 $I_{DQ1} = 60 \text{ mA}, I_{DQ2} = 350 \text{ mA}, I_{DQ3} = 265 \text{ mA}$ 1.90 1.85 1.80 DELAY (ns) 1.75 1.70 1.65 1.60 1.55 1.50 2100 1950 2000 2050 2150 2200 2250 2300 f, FREQUENCY (MHz)


Figure 9. Output Power versus Input Power

Figure 10. Delay versus Frequency



This above graph displays calculated MTTF in hours x ampere² drain current. Life tests at elevated temperatures have correlated to better than $\pm 10\%$ of the theoretical prediction for metal failure. Divide MTTF factor by $I_D{}^2$ for MTTF in a particular application.

Figure 11. MTTF Factor versus Temperature Junction



 V_{DD} = 28 V, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, I_{DQ3} = 265 mA, P_{out} = 26 dBm

- 00 =+ -,	-DQ1, -DQ2, -D	Q0 ====================================
f MHz	$oldsymbol{Z_{in}}{\Omega}$	$oldsymbol{Z_{load}}{\Omega}$
2050	42.18 + j1.49	8.52 - j0.46
2110	41.06 - j1.30	8.58 - j0.20
2140	40.49 - j2.42	8.63 - j0.09
2170	40.05 - j3.45	8.69 - j0.01
2230	39.29 - j6.31	8.81 + j0.04

 $Z_{in} \quad = \quad \text{Device input impedance as measured from} \\ \text{gate to ground.}$

 $Z_{load} \quad = \quad Test \ circuit \ impedance \ as \ measured \\ from \ drain \ to \ ground.$






Figure 12. Series Equivalent Input and Load Impedance

NOTES

PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: TO-272 WIDE BODY MULTI-LEAD		DOCUMENT NO): 98ARH99164A	REV: L
		CASE NUMBER	R: 1329–09	13 MAR 2006
		STANDARD: NO	DN-JEDEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE			
TITLE:	DOCUMENT NO): 98ARH99164A	REV: L			
TO-272 WIDE BO MULTI-LEAD	CASE NUMBER	R: 1329–09	13 MAR 2006			
MOLTI-LLAD		STANDARD: NO	N-JEDEC			


NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 (0.15) PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS "b", "b1", "b2" AND "b3" DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 (0.13) TOTAL IN EXCESS OF THE "b", "b1", "b2" AND "b3" DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
- 6. HATCHING REPRESENTS THE EXPOSED AREA OFTHE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.
- 7. DIM A2 APPLIES WITHIN ZONE "J" ONLY.


	INCH		MIL	LIMETER		INCH		М	MILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
Α	.100	.104	2.54	2.64	Ф	.011	.017	0.28	0.43	
A1	.038	.044	0.96	1.12	b1	.037	.043	0.94	1.09	
A2	.040	.042	1.02	1.07	b2	.037	.043	0.94	1.09	
D	.928	.932	23.57	23.67	b3	.225	.231	5.72	5.87	
D1	D1 .810 BSC 20.57 BSC		57 BSC	c1	.007	.011	.18	.28		
E	.551	.559	14.00	14.20	е	.054 BSC		1	1.37 BSC	
E1	.353	.357	8.97	9.07	e1	.040 BSC		1.02 BSC		
E2	.346	.350	8.79	8.89	e2	.224 BSC		5	5.69 BSC	
F	.025 BSC 0.64 BSC		64 BSC	е3	.150 BSC			3.81 BSC		
М	.600		15.24		r1	.063	.068	1.6	1.73	
N	.270		6.86							
					aaa	.004		.10		
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA				L OUT	L OUTLINE PRINT VERSION NOT TO S			T TO SCALE		
TITLE:				DOCU	DOCUMENT NO: 98ARH99164A RE			REV: L		
TO-272 WIDE BODY				CASE NUMBER: 1329-09 13 MAR			13 MAR 2006			

MULII-LEAD

STANDARD: NON-JEDEC



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE: TO-272WB, 16 LE	DOCUMENT NO): 98ASA10532D	REV: E	
GULL WING	CASE NUMBER	R: 1329A-03	3 APR 2006	
PLASTIC	STANDARD: NON-JEDEC			



FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE		
TITLE: TO-272WB, 16 LE	DOCUMENT NO	D: 98ASA10532D REV: E			
GULL WING	CASE NUMBER: 1329A-03 3 APR 2006				
PLASTIC	STANDARD: NON-JEDEC				

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 (0.15) PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS "b", "b1", "b2" AND "b3" DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 (0.13) TOTAL IN EXCESS OF THE "b", "b1", "b2" AND "b3" DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
- 6. HATCHING REPRESENTS EXPOSED AREA OF THE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.

	INCH		MILLIMETER				INCH		MILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
Α	.100	.104	2.54	2.64	b	.011	.017	0.28	0.43	
A1	.001	.004	0.02	0.10	b1	.037	.043	0.94	1.09	
A2	.099	.110	2.51	2.79	b2	.037	.043	0.94	1.09	
D	.928	.932	23.57	23.67	b3	.225	.231	5.72	5.87	
D1	1 .810 BSC 20.57 BSC		.57 BSC	c1	.007	.011	.18	.28		
Ε	.429	.437	10.9	11.1	е	.054 BSC		1.37 BSC		
E1	.353	.357	8.97	9.07	e1	.040 BSC		1.02 BSC		
E2	.346	.350	8.79	8.89	e2	.224 BSC		5.69 BSC		
L	.018	.024	4.90	5.06	e3	.150 BSC		3.81 BSC		
L1	.01	BSC	.0:	.025 BSC		.063	.068	1.6	1.73	
М	.600		15.24		t	2.	8.	2.	8.	
N	.270		6.86							
					aaa	.004		.10		
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA			L OUTLINE PRINT VERSION NOT TO SCALE			T TO SCALE				
TITLE: TO-272WB, 16 LEAD				DOCL	DOCUMENT NO: 98ASA10532D REV: E			REV: E		
GULL WING				CASE NUMBER: 1329A-03 3 APR 2006				3 APR 2006		
PLASTIC					STANDARD: NON-JEDEC					

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.



Document Number: MW4IC2230N

Rev. 6. 5/2006