



Buy







Texas INSTRUMENTS

TPS7A16

SBVS171F-DECEMBER 2011-REVISED OCTOBER 2015

TPS7A16 60-V, 5-μA I_Ω, 100-mA, Low-Dropout Voltage Regulator With Enable and Power-Good


Features 1

- Wide Input Voltage Range: 3 V to 60 V
- Ultralow Quiescent Current: 5 µA
- Quiescent Current at Shutdown: 1 µA
- Output Current: 100 mA
- Low Dropout Voltage: 60 mV at 20 mA
- Accuracy: 2%
- Available in:
 - Fixed Output Voltage: 3.3 V, 5 V
 - Adjustable Version from 1.2 V to 18.5 V
- Power-Good With Programmable Delay
- Current Limit and Thermal Shutdown Protections
- Stable with Ceramic Output Capacitors: ≥ 2.2 µF
- Packages: High Thermal Performance MSOP-8 and SON-8 PowerPAD™
- **Operating Temperature Range:** -40°C to 125°C

2 Applications

- Power Supplies for Notebook PCs, Digital TVs, and Private LAN Systems
- High Cell-Count Battery Packs for Power Tools and other Battery-Powered Microprocessor and Microcontroller Systems
- Car Audio, Navigation, Infotainment, and Other Automotive Systems
- Smoke and CO₂ Detectors and Battery-Powered Alarm and Security Systems

Typical Application Schematic



3 Description

The TPS7A16 family of ultralow power, low-dropout (LDO) voltage regulators offers the benefits of ultralow quiescent current, high input voltage and miniaturized, high thermal-performance packaging.

The TPS7A16 family is designed for continuous or sporadic (power backup) battery-powered applications where ultralow quiescent current is critical to extending system battery life.


The TPS7A16 family offers an enable pin (EN) compatible with standard CMOS logic and an integrated open drain active-high power good output (PG) with a user-programmable delay. These pins are intended for use in microcontroller-based, batterypowered applications where power-rail sequencing is required.

In addition, the TPS7A16 is ideal for generating a low-voltage supply from multicell solutions ranging from high cell-count power-tool packs to automotive applications; not only can this device supply a wellregulated voltage rail, but it can also withstand and maintain regulation during voltage transients. These features translate to simpler and more cost-effective, electrical surge-protection circuitry.

Device Information⁽¹⁾

PART NUMBER PACKAGE BODY SIZE (NO				
TAIL NOWDER	TAORAGE			
TPS7A16	HVSSOP (8)	3.00 mm × 3.00 mm		
1P5/A10	VSON (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the package option addendum at the end of the data sheet.



Quiescent Current vs Input Voltage

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TEXAS INSTRUMENTS

www.ti.com

Page

Page

Page

Table of Contents

1		ures 1
2	Арр	lications 1
3	Des	cription 1
4	Revi	ision History2
5	Pin	Configuration and Functions 4
6	Spe	cifications5
	6.1	Absolute Maximum Ratings5
	6.2	ESD Ratings5
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information6
	6.5	Electrical Characteristics 6
	6.6	Typical Characteristics 7
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 10
	7.3	Feature Description 11
	7.4	Device Functional Modes 12

8	App	lication and Implementation	13
	8.1	Application Information	13
	8.2	Typical Applications	13
9	Pow	er Supply Recommendations	19
10	Laye	put	19
	10.1	Layout Guidelines	
	10.2	Layout Example	
	10.3	Power Dissipation	21
	10.4	Thermal Considerations	21
11	Dev	ice and Documentation Support	22
	11.1	Documentation Support	22
	11.2	Community Resources	
	11.3	Trademarks	22
	11.4	Electrostatic Discharge Caution	22
	11.5	Glossary	22
12		hanical, Packaging, and Orderable mation	22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision E (August 2015) to Revision F	Page
•	Changed ψ_{JB} value in <i>Thermal Information</i> table from 141.2 to 11.2 (typo)	6

Changes from Revision D (January 2014) to Revision E

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed MIN value of Regulated output from 1.2 to 1.169	5
•	Changed MAX value of Regulated output from 18 to 18.5	5
•	Changed MAX value of Operating junction temperature from 150 to 125	5
•	Changed value in Power-Good section from 5.5-V to 5-V	11

Changes from Revision C (November 2013) to Revision D

•	Changed Feedback Current min, typ, and max values from -1.0, 0.0, and 1.0 to -0.1, -0.01, and 0.1, respectively	6
•	Changed Enable Current typ value from 0.01 to -0.01	6

Changes from Revision B (April 2013) to Revision C

•	Changed DRB package from product preview to production data	1
•	Added DRB package to thermal information	6
•	Changed Figure 4 Y-axis unit from V to mV (typo)	7

Changes from Revision A (December 2011) to Revision B		
•	Added preview DRB package to data sheet	1




Changes from Original (December 2011) to Revision A


Changed data sheet to from product preview to production data 1

Page



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
DELAY	7	0	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the reset function is not needed.	
EN	5	I	hable pin. This pin turns the regulator on or off. $V_{EN} \ge V_{EN_{-HI}}$, the regulator is enabled. $V_{EN} \le V_{EN_{-LO}}$, the regulator is disabled. not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.	
FB/DNC	2	I	the adjustable version (TPS7A1601), the feedback pin is the input to the control-loop error plifier. This pin is used to set the output voltage of the device when the regulator output voltage is by external resistors. the fixed voltage versions: Do not connect to this pin. Do not route this pin to any electrical net, even GND or IN.	
GND	4	GND	ound pin.	
IN	8	IN	Regulator input supply pin. A capacitor $\ge 0.1 \ \mu$ F must be tied from this pin to ground to assure stabilit TI recommends connecting a 10- μ F ceramic capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed-circuit-board (PCB) layout, especially when long input traces or high source impedances are encountered.	
NC	6	_	This pin can be left open or tied to any voltage between GND and IN.	
OUT	1	0	Regulator output pin. A capacitor $\ge 2.2 \ \mu$ F must be tied from this pin to ground to assure stability. TI recommends connecting a 10- μ F ceramic capacitor from OUT to GND (as close to the device as possible) to maximize AC performance.	
PG	3	0	Power-good pin. Open collector output; leave open or connect to GND if the power-good function is not needed.	
PowerPAD	erPAD — Solder to printed-circuit-board (PCB) to enhance thermal performance. Although it can be left floati TI highly recommends connecting the PowerPAD to the GND plane.			



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (unless otherwise noted).⁽¹⁾

		MIN	MAX	UNIT
	IN pin to GND pin	-0.3	62	
	OUT pin to GND pin	-0.3	20	
	OUT pin to IN pin	-62	0.3	
	FB pin to GND pin	-0.3	3	V
Voltage	FB pin to IN pin	-62	0.3	
	EN pin to IN pin	-62	0.3	
	EN pin to GND pin	-0.3	62	
	PG pin to GND pin	-0.3	5.5	
	DELAY pin to GND pin	-0.3	5.5	
Current	Peak output	Internal	y limited	
Tomporatura	Operating virtual junction, T _J	-40	150	
Temperature	Storage, T _{stg}	-65	150	-0

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Unregulated input	3	60	V
V _{OUT}	Regulated output	1.169	18.5	V
EN		0	40	V
DELAY		0	5	V
PG		0	5	V
TJ	Operating junction temperature range	-40	125	°C

6.4 Thermal Information

		TPS7A		
	THERMAL METRIC ⁽¹⁾	DGN (HVSSOP)	DRB (VSON)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	66.2	44.5	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	45.9	49.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.6	11.3	°C/W
ΨJT	Junction-to-top characterization parameter	1.9	0.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	34.3	11.2	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	14.9	4.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics

At $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		3		60	V
V _{REF}	Internal reference	$T_J = 25^{\circ}C, V_{FB} = V_{REF}, V_{IN} = 3 \text{ V}, I_{OUT} = 10 \mu\text{A}$	1.169	1.193	1.217	V
V _{UVLO}	Undervoltage lockout threshold			2.7		V
	Output voltage range	$V_{IN} \ge V_{OUT(NOM)} + 0.5 V$	V _{REF}		18.5	V
V _{OUT}	Nominal accuracy	$T_J = 25^{\circ}C, V_{IN} = 3 V, I_{OUT} = 10 \mu A$	-2%		2%	V _{OUT}
•001	Overall accuracy	$ \begin{array}{l} V_{OUT(NOM)} + 0.5 \ V \leq V_{IN} \leq 60 \ V^{(1)} \\ 10 \ \mu A \leq I_{OUT} \leq 100 \ mA \end{array} \end{array} $	-2%		2%	V _{OUT}
$\Delta V_{O(\Delta VI)}$	Line regulation	$3 \text{ V} \leq \text{V}_{\text{IN}} \leq 60 \text{ V}$		±1%		V _{OUT}
$\Delta V_{O(\Delta IO)}$	Load regulation	10 μA ≤ I _{OUT} ≤ 100 mA		±1%		V _{OUT}
M	Dreasert velte se	$V_{IN} = 4.5 \text{ V}, V_{OUT(NOM)} = 5 \text{ V}, I_{OUT} = 20 \text{ mA}$		60		mV
V _{DO}	Dropout voltage	V _{IN} = 4.5 V, V _{OUT(NOM)} = 5 V, I _{OUT} = 100 mA		265	500	mV
I _{LIM}	Current limit	$V_{OUT} = 90\% \ V_{OUT(NOM)}, \ V_{IN} = 3 \ V$	101	225	400	mA
	Original surgest	$3 \text{ V} \leq \text{V}_{\text{IN}} \leq 60 \text{ V}, \text{ I}_{\text{OUT}} = 10 \mu\text{A}$		5	15	μA
I _{GND}	Ground current	I _{OUT} = 100 mA		5		μA
I _{SHDN}	Shutdown supply current	V _{EN} = 0.4 V		0.59	5	μA
l _{FB}	Feedback current ⁽²⁾		-0.1	-0.01	0.1	μA
I _{EN}	Enable current	$3 \text{ V} \leq \text{V}_{\text{IN}} \leq 12 \text{ V}, \text{ V}_{\text{IN}} = \text{V}_{\text{EN}}$	-1	-0.01	1	μA
V _{EN_HI}	Enable high-level voltage		1.2			V
V _{EN_LO}	Enable low- level voltage				0.3	V
	DC trip three held	OUT pin floating, V_{FB} increasing, $V_{IN} \ge V_{IN}$ _MIN	85%		95%	V _{OUT}
V _{IT}	PG trip threshold	OUT pin floating, V_{FB} decreasing, $V_{IN} \ge V_{IN}_{MIN}$	83%		93%	V _{OUT}
V _{HYS}	PG trip hysteresis			2.3%	4%	V _{OUT}
V _{PG, LO}	PG output low voltage	OUT pin floating, V_{FB} = 80% V_{REF} , I_{PG} = 1mA			0.4	V
I _{PG, LKG}	PG leakage current	V _{PG} = V _{OUT(NOM)}	-1		1	μA
I _{DELAY}	DELAY pin current			1	2	μA
PSRR	Power-supply rejection ratio	$\label{eq:VIN} \begin{array}{l} V_{IN} = 3 \ V, \ V_{OUT(NOM)} = V_{REF}, \ C_{OUT} = 10 \ \mu F, \\ f = 100 \ Hz \end{array}$		50		dB
т		Shutdown, temperature increasing		170		°C
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing		150		°C
TJ	Operating junction temperature range		-40		125	°C


(1) Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load ($P \approx (V_{IN} - V_{OUT}) \times I_{OUT} = (24 V - V_{REF}) \times 50 \text{ mA} \approx 1.14 \text{ W}$). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heatsinking.

(2) $I_{FB} > 0$ flows out of the device.



6.6 Typical Characteristics

At $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10 \mu$ A, $C_{IN} = 1 \mu$ F, $C_{OUT} = 2.2 \mu$ F, and FB tied to OUT, unless otherwise noted.






TPS7A16 SBVS171F – DECEMBER 2011 – REVISED OCTOBER 2015

www.ti.com

Typical Characteristics (continued)


At $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ µA, $C_{IN} = 1$ µF, $C_{OUT} = 2.2$ µF, and FB tied to OUT, unless otherwise noted.





Typical Characteristics (continued)

At $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ µA, $C_{IN} = 1$ µF, $C_{OUT} = 2.2$ µF, and FB tied to OUT, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TPS7A16 family of devices are ultralow power, low-dropout (LDO) voltage regulators that offer the benefits of ultralow quiescent current, high input voltage, and miniaturized, high thermal-performance packaging. The TPS7A16 family also offers an enable pin (EN) and integrated open-drain active-high power-good output (PG) with a user-programmable delay.

7.2 Functional Block Diagram





7.3 Feature Description

SBVS171F - DECEMBER 2011 - REVISED OCTOBER 2015

TPS7A16

The enable terminal is a high-voltage-tolerant terminal. A high input on EN actives the device and turns on the regulator. For self-bias applications, connect this input to the V_{IN} terminal.

7.3.2 Regulated Output (V_{OUT})

The V_{OUT} terminal is the regulated output based on the required voltage. The output has current limitation. During initial power up, the regulator has a soft start incorporated to control the initial current through the pass element. In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the UVLO threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

7.3.3 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5-V or lower rail through an external pull-up resistor. When no C_{DELAY} is used, the PG output is high-impedance when V_{OUT} is greater than the PG trip threshold (V_{IT}). If V_{OUT} drops below V_{IT} , the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

The power-good feature functionality is only guaranteed when $V_{IN} \ge 3 V (V_{IN (MIN)})$

7.3.4 PG Delay Timer (DELAY)

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) once V_{OUT} exceeds the PG trip threshold (V_{IT}).

When C_{DELAY} is used, the PG output is high-impedance when V_{OUT} exceeds V_{IT}, and V_{DELAY} exceeds V_{REF}.

The power-good delay time can be calculated using: $t_{DELAY} = (C_{DELAY} \times V_{REF}) / I_{DELAY}$. For example, when $C_{DELAY} = 10 \text{ nF}$, the PG delay time is approximately 12 ms; that is, $(10 \text{ nF} \times 1.193 \text{ V}) / 1 \mu \text{A} = 11.93 \text{ ms}$.

7.3.5 Internal Current Limit

The fixed internal current limit of the TPS7A16 family helps protect the regulator during fault conditions. The maximum amount of current the device can source is the current limit (225 mA, typical), and is largely independent of output voltage. For reliable operation, do not operate the device in current limit for extended periods of time.

7.3.6 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle ON and OFF. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Texas Instruments

www.ti.com

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as $V_{IN(MIN)}$.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device (such as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 lists the conditions that lead to the different modes of operation.

OPERATING MODE	PARAMETER									
OPERATING MODE	V _{IN}	V _{EN}	Ι _{ουτ}	TJ						
Normal mode	$\label{eq:VIN} \begin{array}{l} V_{IN} > V_{OUT(NOM)} + V_{DO} \\ and \ V_{IN} > V_{IN(MIN)} \end{array}$	$V_{EN} > V_{EN_HI}$	I _{OUT} < I _{LIM}	T _J < 125°C						
Dropout mode	$V_{IN} < V_{OUT(NOM)} + V_{DO}$	$V_{EN} > V_{EN_HI}$	—	T _J < 125°C						
Disabled mode (any true condition disables the device	_	V _{EN} < V _{EN_HI}	—	T _J > 170°C						

Table 1. Device Functional Mode Comparison



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information


The TPS7A16 family of ultralow power voltage regulators offers the benefit of ultralow quiescent current, high input voltage, and miniaturized, high thermal-performance packaging.

The TPS7A16 family is designed for continuous or sporadic (power backup) battery-operated applications where ultralow quiescent current is critical to extending system battery life.

8.2 **Typical Applications**

8.2.1 TPS7A1601 Circuit as an Adjustable Regulator





8.2.1.1 Design Requirements

Table 2 lists the design parameters.

5							
DESIGN PARAMETER	EXAMPLE VALUE						
Input voltage range	5.5 V to 40 V						
Output voltage	5 V						
Output current rating	100 mA						
Output capacitor range	2.2 μF to 100 μF						
Delay capacitor range	100 pF to 100 nF						

Table	2.	Design	Parame	ters
-------	----	--------	--------	------

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Adjustable Voltage Operation

The TPS7A1601 has an output voltage range from 1.194 V to 20 V. The nominal output of the device is set by two external resistors, as shown in Figure 15:




Figure 15. Adjustable Operation

 R_1 and R_2 can be calculated for any output voltage range using the formula shown in Equation 1:

$$R_{1} = R_{2} \left(\frac{V_{OUT}}{V_{REF}} - 1 \right)$$
⁽¹⁾

8.2.1.2.1.1 Resistor Selection

TI recommends using resistors in the order of $M\Omega$ to keep the overall quiescent current of the system as low as possible (by making the current used by the resistor divider negligible compared to the device's quiescent current).

If greater voltage accuracy is required, consider the voltage offset contributions as a result of feedback current and use of 0.1% tolerance resistors.

Table 3 shows the resistor combination to achieve a few of the most common rails using commercially available 0.1% tolerance resistors to maximize nominal voltage accuracy, while abiding to the formula shown in Equation 1.

V _{OUT}	R ₁	R ₂	$V_{OUT}/(R_1 + R_2) \ll I_Q$	NOMINAL ACCURACY
1.194 V	0 Ω	∞	0 μΑ	±2%
1.8 V	1.18 MΩ	2.32 MΩ	514 nA	±(2% + 0.14%)
25 V	1.5 MΩ	1.37 MΩ	871 nA	±(2% + 0.16%)
3.3 V	2 ΜΩ	1.13 MΩ	1056 nA	±(2% + 0.35%)
5 V	3.4 MΩ	1.07 MΩ	1115 nA	±(2% + 0.39%)
10 V	7.87 MΩ	1.07 MΩ	1115 nA	±(2% + 0.42%)
12 V	14.3 MΩ	1.58 MΩ	755 nA	±(2% + 0.18%)
15 V	42.2 MΩ	3.65 MΩ	327 nA	±(2% + 0.19%)
18 V	16.2 MΩ	1.15 MΩ	1038 nA	±(2% + 0.26%)

Table 3. Selected Resistor Combinations

Close attention must be paid to board contamination when using high-value resistors; board contaminants may significantly impact voltage accuracy. If board cleaning measures cannot be ensured, consider using a fixed-voltage version of the TPS7A16 or using resistors in the order of hundreds or tens of $k\Omega$.

8.2.1.2.1.2 Capacitor Recommendations

Low equivalent series resistance (ESR) capacitors should be used for the input, output, and feed-forward capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved overtemperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

High ESR capacitors may degrade PSRR.



8.2.1.2.1.3 Input and Output Capacitor Requirements

The TPS7A16 family of ultralow power, high-voltage linear regulators achieves stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, TI recommends using 10- μ F ceramic capacitors to maximize AC performance.


8.2.1.2.1.4 Feed-Forward Capacitor

Although a feed-forward capacitor (C_{FF}) from OUT to FB is not needed to achieve stability, TI recommends using a 0.01- μ F feed-forward capacitor to maximize AC performance.

8.2.1.2.1.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases the duration of the transient response.

8.2.1.3 Application Curves





8.2.2 Automotive Applications

The TPS7A16 family maximum input voltage of 60 V makes it ideal for use in automotive applications where high-voltage transients are present.

Events such as load-dump overvoltage (where the battery is disconnected while the alternator is providing current to a load) may cause voltage spikes from 25 V to 60 V. To prevent any damage to sensitive circuitry, local transient voltage suppressors can be used to cap voltage spikes to lower, more manageable voltages.

The TPS7A16 family can be used to simplify and lower costs in such cases. The TPS7A16 very high voltage range allows this regulator to not only withstand the voltages coming out of these local transient voltage suppressors, but even replace them, thus lowering system cost and complexity.




Figure 18. Low-Power Microcontroller Rail Sequencing in Automotive Applications Subjected to Load-Dump Transients

8.2.2.1 Design Requirements

Table 4 lists the design parameters.

~							
DESIGN PARAMETER	EXAMPLE VALUE						
Input voltage range	5.5 V to 60 V						
Output voltage	5 V						
Output current rating	100 mA						
Output capacitor range	2.2 μF to 100 μF						
Delay capacitor range	100 pF to 100 nF						

Table 4. Design Parameters

8.2.2.2 Detailed Design Procedure

See Capacitor Recommendations and Input and Output Capacitor Requirements.

8.2.2.2.1 Device Recommendations

The output is 5 V, so choose either the fixed output version TPS7A1650 or the adjustable output version TPS7A1601, and set the resistor divider appropriately. See *Resistor Selection* for more details.

8.2.2.3 Application Curves

See Figure 16 and Figure 17.



8.2.3 Multicell Battery Packs

Currently, battery packs can employ up to a dozen cells in series that, when fully charged, may have voltages of up to 55 V. Internal circuitry in these battery packs is used to prevent overcurrent and overvoltage conditions that may degrade battery life or even pose a safety risk; this internal circuitry is often managed by a low-power microcontroller, such as TI's MSP430.

The microcontroller continuously monitors the battery itself, whether the battery is in use or not. Although this microcontroller could be powered by an intermediate voltage taken from the multicell array, this approach unbalances the battery pack itself, degrading its life or adding cost to implement more complex cell balancing topologies.

The best approach to power this microcontroller is to regulate down the voltage from the entire array to discharge every cell equally and prevent any balancing issues. This approach reduces system complexity and cost.

TPS7A16 is the ideal regulator for this application because it can handle very high voltages (from the entire multicell array) and has very low quiescent current (to maximize battery life).




Figure 19. Protection Based on Low-Power Microcontroller Power from Multicell Battery Packs

8.2.3.1 Design Requirements

Table 5 lists the design parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	5.5 V to 55 V
Output voltage	5 V
Output current rating	100 mA
Output capacitor range	2.2 μF to 100 μF
Delay capacitor range	100 pF to 100 nF

Table 5. Device Parameters

8.2.3.2 Detailed Design Procedure

See Device Recommendations, Capacitor Recommendations, and Input and Output Capacitor Requirements.

8.2.3.3 Application Curves

See Figure 16 and Figure 17.

TPS7A16 SBVS171F – DECEMBER 2011 – REVISED OCTOBER 2015



8.2.4 Battery-Operated Power Tools

High voltage multicell battery packs support high-power applications, such as power tools, with high current drain when in use, highly intermittent use cycles, and physical separation between battery and motor.

In these applications, a microcontroller or microprocessor controls the motor. This microcontroller must be powered with a low-voltage rail coming from the high-voltage, multicell battery pack; as mentioned previously, powering this microcontroller or microprocessor from an intermediate voltage from the multicell array causes battery-pack life degradation or added system complexity because of cell balancing issues. In addition, this microcontroller or microprocessor must be protected from the high-voltage transients due to the motor inductance.

The TPS7A16 can be used to power the motor-controlled microcontroller or microprocessor; its low quiescent current maximizes battery shelf life and its very high-voltage capabilities simplify system complexity by replacing voltage suppression filters, thus lowering system cost.




Figure 20. Low Power Microcontroller Power From Multicell Battery Packs In Power Tools

8.2.4.1 Design Requirements

Table 6 lists the design parameters.

DESIGN PARAMETER	EXAMPLE VALUE							
Input voltage range	5.5 V to 60 V							
Output voltage	5 V							
Output current rating	100 mA							
Output capacitor range	2.2 μF to 100 μF							
Delay capacitor range	100 pF to 100 nF							

Table 6. Design Parameters

8.2.4.2 Detailed Design Procedure

See Device Recommendations, Capacitor Recommendations, and Input and Output Capacitor Requirements.

8.2.4.3 Application Curves

See Figure 16 and Figure 17.



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply with a range between 3 V and 60 V. This input supply must be well regulated. The TPS7A16 family of ultralow-power, high-voltage linear regulators achieve stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, TI recommends using 10- μ F ceramic capacitors to maximize ac performance.

10 Layout

10.1 Layout Guidelines

To improve AC performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for TPS7A16 evaluation board, available at www.ti.com.

10.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that may couple undesirable signals from near-by components (specially from logic and digital ICs, such as microcontrollers and microprocessors); these capacitively-coupled signals may produce undesirable output voltage transients. In these cases, TI recommends using a fixed-voltage version of the TPS7A16, or isolate the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

10.2 Layout Example


Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with a X5R or X7R dielectric.

It may be possible to obtain acceptable performance with alternative PCB layouts; however, the layout and the schematic have been shown to produce good results and are meant as a guideline.

Figure 21 shows the schematic for the suggested layout. Figure 22 and Figure 23 show the top and bottom printed-circuit-board (PCB) layers for the suggested layout.




Layout Example (continued)



Notes: Cin and C_{out} are 1208 packages C_{NR} , R_1 , and R_2 are 0402 packages \bigcirc Denotes a via to a connection made on another layer









Layout Example (continued)




Figure 23. Suggested Layout: Bottom Layer

10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \mathsf{I}_{\mathsf{OUT}}$$

(2)

10.4 Thermal Considerations

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat spreading area. For reliable operation, junction temperature should be limited to a maximum of +125°C at the worst case ambient temperature for a given application. To estimate the margin of safety in a complete design (including the copper heat-spreading area), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +45°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A16 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A16 into thermal shutdown degrades device reliability.

TEXAS INSTRUMENTS

www.ti.com

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator, SBVA042
- Using New Thermal Metrics, SBVA025

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

- TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
- **Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		J			(2)	(6)	(0)		(40)	
TPS7A1601DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ	Samples
TPS7A1601DGNT	ACTIVE	HVSSOP	DGN	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ	Samples
TPS7A1601DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M	Samples
TPS7A1601DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M	Samples
TPS7A1633DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	Samples
TPS7A1633DGNT	ACTIVE	HVSSOP	DGN	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	Samples
TPS7A1633DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	Samples
TPS7A1633DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	Samples
TPS7A1650DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	Samples
TPS7A1650DGNT	ACTIVE	HVSSOP	DGN	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	Samples
TPS7A1650DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	Samples
TPS7A1650DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A16 :

• Automotive: TPS7A16-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Texas


NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1601DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1601DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1601DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1633DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1633DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1650DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1650DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	Гаскаде Туре	Fackage Drawing	FIIIS	354	Length (mm)	width (mm)	Height (min)
TPS7A1601DGNR	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1601DGNT	HVSSOP	DGN	8	250	213.0	191.0	35.0
TPS7A1601DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS7A1601DRBT	SON	DRB	8	250	213.0	191.0	35.0
TPS7A1633DGNR	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1633DGNT	HVSSOP	DGN	8	250	213.0	191.0	35.0
TPS7A1633DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS7A1633DRBT	SON	DRB	8	250	213.0	191.0	35.0
TPS7A1650DGNR	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1650DGNT	HVSSOP	DGN	8	250	213.0	191.0	35.0
TPS7A1650DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS7A1650DRBT	SON	DRB	8	250	213.0	191.0	35.0

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




DRB0008B



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DRB0008B

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008B

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DGN 8


GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DGN0008C



PACKAGE OUTLINE

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




DGN0008C

EXAMPLE BOARD LAYOUT

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008C

EXAMPLE STENCIL DESIGN

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated