









**TLV752** 

SBVS383A - DECEMBER 2019-REVISED MARCH 2020

# TLV752 Dual, 1-A, High-Accuracy, Adjustable-LDO in a Small-Size Package

#### **Features**

- Input voltage range: 1.5 V to 6.0 V
- Adjustable output voltage:
  - 0.55 V to 5.5 V
- Very low dropout:
  - 225 mV (max) at 1 A (3.3 V<sub>OUT</sub>)
- High output accuracy:
  - 1.5%, maximum over temperature
- I<sub>O</sub>: 25 μA (typical)
- Built-in soft-start with monotonic V<sub>OUT</sub> rise
- Package:
  - 2-mm × 2-mm 10-Pin WSON (DSQ)
- Active output discharge

## **Applications**

- Microservers and tower servers
- Door and window sensors
- Portable point-of-sale (EPOS)
- Wearable fitness and activity monitors
- Scanners
- Wi-Fi access points
- Communication modules

## 3 Description

The TLV752 is a dual, adjustable, 1-A low-dropout (LDO) regulator. This device is available in a small, 10-pin, 2-mm × 2-mm WSON package and consumes 25-µA quiescent current while providing fast line and load transient response. The TLV752 features a low dropout of 225 mV that can help improve the overall power efficiency.

The TLV752 wide input-and-output voltage ranges, when combined with its output current capability in a small printed circuit board (PCB) footprint help support a wide variety of applications from sensor supplies. to auxiliary rails. and modern microcontrollers with lower core voltages.


The TLV752 is stable with small ceramic output capacitors, allowing for a small overall solution size. A precision band-gap and error amplifier provides high accuracy of 1.5% (max) over temperature. This device includes integrated thermal shutdown, current limit, active output-discharge, and undervoltage lockout (UVLO) features. The TLV752 has an internal fold-back current-limit to reduce thermal dissipation during short-circuit events.

#### Device Information(1)

201.00 101							
PART NUMBER	PACKAGE	BODY SIZE (NOM)					
TLV752	WSON (10)	2.00 mm × 2.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application**



**Page** 



## **Table of Contents**

1 2 3	Features         1           Applications         1           Description         1	8 Application and Implementation	16
4	Revision History2	9 Power Supply Recommendations	22
5	Pin Configuration and Functions3	10 Layout	22
6	Specifications4	10.1 Layout Guidelines	22
•	6.1 Absolute Maximum Ratings 4	10.2 Layout Example	22
	6.2 ESD Ratings	11 Device and Documentation Support	23
	6.3 Recommended Operating Conditions 4	11.1 Device Support	23
	6.4 Thermal Information	11.2 Documentation Support	23
	6.5 Electrical Characteristics5	11.3 Receiving Notification of Documentation Updates	23
	6.6 Typical Characteristics 6	11.4 Community Resources	23
7	Detailed Description	11.5 Trademarks	23
	7.1 Overview	11.6 Electrostatic Discharge Caution	23
	7.2 Functional Block Diagram	11.7 Glossary	23
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	23

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Original (December 2019) to Revision A



# 5 Pin Configuration and Functions

## DSQ Package 10-Pin Adjustable WSON Top View



## **Pin Functions**

PIN	PIN		PIN		PIN I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION				
EN1	3	Input	Enable pin. Drive EN1 greater than $V_{\text{EN1(HI)}}$ to turn on the regulator. Drive EN1 less than $V_{\text{EN1(LO)}}$ to put the low-dropout (LDO) regulator into shutdown mode.				
EN2	5	Input	Enable pin. Drive EN2 greater than $V_{\text{EN1(HI)}}$ to turn on the regulator. Drive EN2 less than $V_{\text{EN2(LO)}}$ to put the LDO into shutdown mode.				
FB1	1	_	This pin is used as an input to the control loop error amplifier and is used to set the output voltage of the LDO.				
FB2	7	_	This pin is used as an input to the control loop error amplifier and is used to set the output voltage of the LDO.				
GND	2, 4	_	Ground pin				
IN1	9	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table and the <i>Input and Output Capacitor Selection</i> section. Place the input capacitor as close to the output of the device as possible.				
IN2	6	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table and the <i>Input and Output Capacitor Selection</i> section. Place the input capacitor as close to the output of the device as possible.				
OUT1	10	Output	Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the <i>Recommended Operating Conditions</i> table and the <i>Input and Output Capacitor Selection</i> section. Place the output capacitor as close to output of the device as possible.				
OUT2	8	Output	Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the <i>Recommended Operating Conditions</i> table and the <i>Input and Output Capacitor Selection</i> section. Place the output capacitor as close to output of the device as possible.				
Thermal pad	Pad	_	Connect the thermal pad to a large area GND plane for improved thermal performance.				



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltage, V <sub>IN</sub>	-0.3	6.5	V
Enable voltage, V <sub>EN;</sub>	-0.3	6.5	V
Feedback Voltage, V <sub>FB</sub>	-0.3	2.0	V
Output voltage, V <sub>OUT</sub>	-0.3	$V_{IN} + 0.3^{(2)}$	V
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is V<sub>IN</sub> + 0.3 V or 6.0 V, whichever is smaller

## 6.2 ESD Ratings

				VALUE	UNIT
	V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MI	N NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	1.	5	6.0	V
V <sub>OUT</sub>	Output voltage	0.5	5	5.5	V
I <sub>OUT</sub>	Output current		0	1	Α
C <sub>IN</sub>	Input capacitor		1		μF
C <sub>OUT</sub>	Output capacitor <sup>(1)</sup>		1	220	μF
V <sub>EN</sub>	Enable voltage		0	6.0	V
f <sub>EN</sub>	Enable toggle frequency			10	kHz
TJ	Junction temperature	-4	0	125	°C

<sup>(1)</sup> Minimun derated capacitance of 0.47 µF is required for stability

#### 6.4 Thermal Information

		TLV752	
	THERMAL METRIC <sup>(1)</sup>	DSQ (WSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	90.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	39.7	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	17	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



## 6.5 Electrical Characteristics

at operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or 1.5 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1$   $\mu F$ , unless otherwise noted. All typical values at  $T_J = 25^{\circ}C$ .

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT	
V <sub>FBx</sub>	Feedback voltage	T <sub>J</sub> = 25°C			0.55		V	
	(1)	T <sub>J</sub> = 25°C		-0.5%		0.5%		
	Output accuracy <sup>(1)</sup>	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}; \text{V}_{\text{OUT(NOM)}} +$	$0.5 \text{ V}^{(2)} \le \text{V}_{IN} \le 6.0 \text{ V}$	-1.5%		1.5%		
	Line regulation	$V_{OUT(NOM)} + 0.5 V^{(2)} \le V_{IN} \le 6.0 V$			2		mV	
	Load regulation	$0.1 \text{ mA} \le I_{OUT} \le 1 \text{ A}, V_{IN} = V_{OUT} + 0$	).5 V <sup>(3)</sup>		0.03		V/A	
			T <sub>J</sub> = 25°C	10	25	31		
I <sub>GND</sub>	Ground current	$I_{OUT} = 0 \text{ mA}$	-40°C ≤ T <sub>J</sub> ≤ +125°C			35	μΑ	
I <sub>SHDN</sub>	Shutdown current	$V_{EN} \le 0.3 \text{ V}, 1.5 \text{ V} \le V_{IN} \le 6.0 \text{ V}$			0.1	1	μΑ	
I <sub>FB</sub>	Feedback pin current				0.01	0.1	μΑ	
		$V_{IN} = 2.0 \text{ V for } V_{OUT} < 1.0 \text{ V},$	V <sub>OUT</sub> = V <sub>OUT(NOM)</sub> - 0.2 V, V <sub>OUT</sub> < 1.5 V	1.22	1.54	1.83		
I <sub>CL</sub>	Output current limit	otherwise V <sub>IN</sub> = V <sub>OUT(NOM)</sub> + 1.0 V	$V_{OUT} = 0.9 \times V_{OUT(NOM)},$ $V_{OUT} \ge 1.5 \text{ V}$	1.22	1.54	1.83	Α	
I <sub>SC</sub>	Short-circuit current limit	$V_{IN} = 2.0 \text{ V for } V_{OUT} < 1.0 \text{ V},$ otherwise $V_{IN} = V_{OUT(NOM)} + 1.0 \text{ V}$	V <sub>OUT</sub> = 0 V		670	850	mA	
			0.65 V ≤ V <sub>OUT</sub> < 0.8 V		896	1050		
			0.8 V ≤ V <sub>OUT</sub> < 0.9 V		765	920		
	Dropout voltage		0.9 V ≤ V <sub>OUT</sub> < 1.0 V		700	850	mV	
		I <sub>OUT</sub> = 1 A,	1.0 V ≤ V <sub>OUT</sub> < 1.2 V		600	750		
$V_{DO}$		-40°C ≤ T <sub>J</sub> ≤ +125°C,	1.2 V ≤ V <sub>OUT</sub> < 1.5 V		464	585		
		$V_{OUT} = 0.95 \times V_{OUT(NOM)}$	1.5 V ≤ V <sub>OUT</sub> < 1.8 V		332	440		
			1.8 V ≤ V <sub>OUT</sub> < 2.5 V		264	360		
			2.5 V ≤ V <sub>OUT</sub> < 3.3 V		193	270		
			$3.3 \text{ V} \le \text{V}_{\text{OUT}} \le 5.5 \text{ V}$		161	225		
			f = 1 kHz		50		dB	
PSRR	Power-supply rejection ratio	$V_{IN} = V_{OUT(NOM)} + 1 V,$ $I_{OUT} = 50 \text{ mA}$	f = 100 kHz		45			
		f = 1 MHz			30			
$V_n$	Output noise voltage	BW = 10 Hz to 100 kHz, $V_{OUT} = 0.9$	V		53		$\mu V_{\text{RMS}}$	
V	Undervoltage lockout	V <sub>IN</sub> rising		1.21	1.33	1.47	V	
$V_{UVLO}$	Officer voltage lockout	V <sub>IN</sub> falling		1.17	1.29	1.42		
V <sub>UVLO, HYST</sub>	Undervoltage lockout hysteresis	V <sub>IN</sub> hysteresis			45		mV	
t <sub>STR</sub>	Startup time	From EN low-to-high transition to V	$V_{OUT} = V_{OUT(NOM)} \times 95\%$		500	700	μs	
$V_{\text{ENx(HI)}}$	EN pin high voltage			1.0			V	
$V_{\text{ENx(LO)}}$	EN pin low voltage					0.3	V	
I <sub>ENx</sub>	Enable pin current	$V_{IN} = V_{EN} = 6.0 \text{ V}$			10		nA	
R <sub>PULLDOWN</sub>	Pulldown resistance	V <sub>IN</sub> = 6.0 V			95		Ω	
	Thormal shutdown	Shutdown, temperature increasing			170		°C	
T <sub>SD</sub>	Thermal shutdown	Reset, temperature decreasing			155	-	C	


When the device is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.

<sup>(2)</sup>  $V_{IN} = 1.5 \text{ V for } V_{OUT} < 1.0 \text{ V}.$ (3)  $V_{IN} = 2 \text{ V for } V_{OUT} < 1.5 \text{ V}.$ 



## 6.6 Typical Characteristics

at operating temperature range  $T_J = 25^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$  or 1.5 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \mu F$  (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2019–2020, Texas Instruments Incorporated




at operating temperature range  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or 1.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{EN}$  =  $V_{IN}$ , and  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu F$  (unless otherwise noted)





at operating temperature range  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or 1.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{EN}$  =  $V_{IN}$ , and  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu F$  (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2019–2020, Texas Instruments Incorporated



at operating temperature range  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or 1.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{EN}$  =  $V_{IN}$ , and  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu F$  (unless otherwise noted)




Copyright © 2019–2020, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at operating temperature range  $T_J = 25^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$  or 1.5 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \mu F$  (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2019–2020, Texas Instruments Incorporated



at operating temperature range  $T_J = 25^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$  or 1.5 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \mu F$  (unless otherwise noted)




Copyright © 2019–2020, Texas Instruments Incorporated

Submit Documentation Feedback

Frequency and CFF



at operating temperature range  $T_J = 25$ °C,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or 1.5 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \mu F$  (unless otherwise noted)



Frequency and Cour




Figure 38. Output Spectral Noise Density vs Frequency

Submit Documentation Feedback

Copyright © 2019-2020, Texas Instruments Incorporated




## 7 Detailed Description

#### 7.1 Overview

The TLV752 is a low-dropout regulator (LDO) that consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise and good PSRR with low dropout voltage, make this device ideal for portable consumer applications.

This regulator offers foldback current limit, shutdown, and thermal protection. The operating junction temperature for this device is  $-40^{\circ}$ C to  $+125^{\circ}$ C.

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

## 7.3.1 Undervoltage Lockout (UVLO)

The TLV752 uses an undervoltage lockout (UVLO) circuit that disables the output until the input voltage is greater than the rising UVLO voltage ( $V_{UVLO}$ ). This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry. When  $V_{IN}$  is less than  $V_{UVLO}$ , the output is connected to ground with a pulldown resistor ( $R_{PULLDOWN}$ ).

#### 7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{EN(HI)}$ . Turn off the device by forcing the EN pin to drop below  $V_{EN(LO)}$ . If shutdown capability is not required, connect EN to IN.

The TLV752 has an internal pulldown MOSFET that connects an  $R_{PULLDOWN}$  resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance ( $C_{OUT}$ ) and the load resistance ( $R_{L}$ ) in parallel with the pulldown resistor ( $R_{PULLDOWN}$ ). Equation 1 calculates the time constant:

$$\tau = (R_{PULLDOWN} \times R_{L}) / (R_{PULLDOWN} + R_{L})$$
(1)

#### 7.3.3 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brickwall-foldback scheme. The current limit transitions from a brickwall scheme to a foldback scheme at the foldback voltage ( $V_{FOLDBACK}$ ). In a high-load current fault with the output voltage above  $V_{FOLDBACK}$ , the brickwall scheme limits the output current to the current limit ( $I_{CL}$ ). When the voltage drops below  $V_{FOLDBACK}$ , a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit ( $I_{SC}$ ).  $I_{CL}$  and  $I_{SC}$  are listed in the *Electrical Characteristics* table.

Copyright © 2019–2020, Texas Instruments Incorporated

Submit Documentation Feedback



## **Feature Description (continued)**

For this device,  $V_{FOLDBACK} = 0.4 \text{ V} \times V_{OUT(NOM)}$ .

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . When the device output is shorted and the output is below  $V_{FOLDBACK}$ , the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{SC}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

Figure 39 shows a diagram of the foldback current limit.




Figure 39. Foldback Current Limit

#### 7.3.4 Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 170°C. Disabling the device eliminates the power dissipated by the device, allowing the device to cool. When the junction temperature cools to approximately 155°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the LDO from damage as a result of overheating.

Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the  $(V_{IN} - V_{OUT})$  voltage and the load current. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV752 internal protection circuitry protects against overload conditions but is not intended to be activated in normal operation. Continuously running the TLV752 into thermal shutdown degrades device reliability.

Submit Documentation Feedback

Copyright © 2019–2020, Texas Instruments Incorporated



#### 7.4 Device Functional Modes

#### 7.4.1 Device Functional Mode Comparison

The *Device Functional Mode Comparison* table shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

**Table 1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER								
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>					
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_{J} < T_{SD(shutdown)}$					
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$					
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	V <sub>EN</sub> < V <sub>EN(LOW)</sub>	Not applicable	$T_{J} > T_{SD(shutdown)}$					

## 7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature  $(T_J < T_{SD})$
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

## 7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage  $(V_{OUT(NOM)} + V_{DO})$ , the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

#### 7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

## 8.1.1 Adjustable Device Feedback Resistors

Figure 40 shows that the output voltage of the TLV752 can be adjusted from 0.55 V to 5.5 V by using a resistor divider network.




Figure 40. Adjustable Operation

The adjustable-version device requires external feedback divider resistors to set the output voltage.  $V_{OUT}$  is set using the feedback divider resistors,  $R_1$  and  $R_2$ , according to the following equation:

$$V_{OLIT} = V_{FB} \times (1 + R_1 / R_2) \tag{2}$$

For this device,  $V_{FB} = 0.55 \text{ V}$ .

To ignore the FB pin current error term in the  $V_{OUT}$  equation, set the feedback divider current to 100x the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$
 (3)

For this device,  $I_{FB} = 10 \text{ nA}$ .

#### 8.1.2 Input and Output Capacitor Selection

The TLV752 requires an output capacitance of 0.47  $\mu F$  or larger for stability. Use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. When choosing a capacitor for a specific application, pay attention to the dc bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitance is 220  $\mu F$ .

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has a high impedance over a large range of frequencies, several input capacitors can be used in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.



## **Application Information (continued)**

#### 8.1.3 Dropout Voltage

The TLV752 uses a PMOS pass transistor to achieve low dropout. When (V<sub>IN</sub> - V<sub>OUT</sub>) is less than the dropout voltage (V<sub>DO</sub>), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the R<sub>DS(ON)</sub> of the PMOS pass element. V<sub>DO</sub> scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as  $(V_{IN} - V_{OUT})$  approaches dropout operation.

#### 8.1.4 Exiting Dropout

Some applications have transients that place the LDO into dropout, such as slower ramps on V<sub>IN</sub> during start-up. As with other LDOs, the output may overshoot on recovery from these conditions. A ramping input supply causes an LDO to overshoot on start-up, as shown in Figure 41, when the slew rate and voltage levels are in the correct range. Use an enable signal to avoid this condition.




Figure 41. Startup Into Dropout

Line transients out of dropout can also cause overshoot on the output of the regulator. These overshoots are caused by the error amplifier having to drive the gate capacitance of the pass element and bring the gate back to the correct voltage for proper regulation. Figure 42 illustrates what is happening internally with the gate voltage and how overshoot can be caused during operation. When the LDO is placed in dropout, the gate voltage (VGS) is pulled all the way down to ground to give the pass device the lowest on-resistance as possible. However, if a line transient occurs when the device is in dropout, the loop is not in regulation and can cause the output to overshoot until the loop responds and the output current pulls the output voltage back down into regulation. If these transients are not acceptable, then continue to add input capacitance in the system until the transient is slow enough to reduce the overshoot.

Copyright © 2019-2020, Texas Instruments Incorporated Submit Documentation Feedback



## **Application Information (continued)**




Figure 42. Line Transients From Dropout

#### 8.1.5 Reverse Current

As with most LDOs, excessive reverse current can damage this device.

Reverse current flows through the body diode on the pass element instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device, as a result of one of the following conditions:

- Degradation caused by electromigration
- Excessive heat dissipation
- Potential for a latch-up condition

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} > V_{IN} + 0.3 \text{ V}$ :

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply

Submit Documentation Feedback



## **Application Information (continued)**

If reverse current flow is expected in the application, external protection must be used to protect the device. Figure 43 shows one approach of protecting the device.




Figure 43. Example Circuit for Reverse Current Protection Using a Schottky Diode

#### 8.1.6 Power Dissipation (P<sub>D</sub>)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Equation 4 calculates power dissipation (P<sub>D</sub>).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

$$\tag{4}$$

#### NOTE

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature  $(T_A)$  for the device. According to Equation 5, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance  $(R_{\theta JA})$  of the combined PCB and device package and the temperature of the ambient air  $(T_A)$ .

$$T_{J} = T_{A} + (R_{\theta,JA} \times P_{D}) \tag{5}$$

Thermal resistance  $(R_{\theta JA})$  is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

## 8.1.7 Feed-Forward Capacitor (C<sub>FF</sub>)

For the adjustable-voltage version device, a feed-forward capacitor ( $C_{FF}$ ) can be connected from the OUT pin to the FB pin.  $C_{FF}$  improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended  $C_{FF}$  values are listed in the *Recommended Operating Conditions* table. A higher capacitance  $C_{FF}$  can be used; however, the startup time increases. For a detailed description of  $C_{FF}$  tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application report.



## 8.2 Typical Application

Figure 44 shows the typical application circuit for the TLV752. Input and output capacitances must be at least 1  $\mu$ F.




Figure 44. TLV752 Typical Application

#### 8.2.1 Design Requirements

Use the parameters listed in Table 2 for typical linear regulator applications.

 PARAMETER
 DESIGN REQUIREMENT

 Input voltage
 3.8 V

 Output voltage
 3.3 V, ±1%

 Input current
 1 A (maximum)

 Output load
 1-A dc

 Maximum ambient temperature
 70°C

**Table 2. Design Parameters** 

## 8.2.2 Detailed Design Procedure

Input and output capacitors are required to achieve the output voltage transient requirements. Capacitance values of 2.2  $\mu$ F are selected to give the maximum output capacitance in a small, low-cost package; see the *Input and Output Capacitor Selection* section for details.

Figure 40 illustrates the output voltage of the TLV752. Set the output voltage using the resistor divider.

#### 8.2.2.1 Input Current

During normal operation, the input current to the LDO is approximately equal to the output current of the LDO. During startup, the input current is higher as a result of the inrush current charging the output capacitor. Use Equation 6 to calculate the current through the input.

$$I_{OUT(t)} = \left[\frac{C_{OUT} \times dV_{OUT}(t)}{dt}\right] + \left[\frac{V_{OUT}(t)}{R_{LOAD}}\right]$$

where:

- V<sub>OUT</sub>(t) is the instantaneous output voltage of the turn-on ramp
- $dV_{OUT}(t)$  / dt is the slope of the  $V_{OUT}$  ramp
- R<sub>LOAD</sub> is the resistive load impedance

## 8.2.2.2 Thermal Dissipation

Submit Documentation Feedback

The junction temperature can be determined using the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) and the total power dissipation ( $P_D$ ). Use Equation 7 to calculate the power dissipation. Multiply  $P_D$  by  $R_{\theta JA}$  as Equation 8 shows and add the ambient temperature ( $T_A$ ) to calculate the junction temperature ( $T_A$ ).

$$P_{D} = (I_{GND} + I_{OUT}) \times (V_{IN} - V_{OUT})$$

$$(7)$$

$$T_{J} = R_{\theta JA} \times P_{D} + T_{A} \tag{8}$$

Product Folder Links: TLV752

(6)




Calculate the maximum ambient temperature as Equation 9 shows if the  $(T_{J(MAX)})$  value does not exceed 125°C. Equation 10 calculates the maximum ambient temperature with a value of 84.85°C.

$$T_{A(MAX)} = T_{J(MAX)} - R_{\theta JA} \times P_{D} \tag{9}$$

$$T_{A(MAX)} = 125^{\circ}C - 80.3^{\circ}C/W \times (3.8 \text{ V} - 3.3 \text{ V}) \times (1 \text{ A}) = 84.85^{\circ}C$$
 (10)

## 8.2.3 Application Curve



 $V_{IN}$  = 3.8 V,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 2.2  $\mu F$ 

Figure 45. PSRR vs Frequency and  $I_{\text{LOAD}}$ 

Copyright © 2019–2020, Texas Instruments Incorporated

Submit Documentation Feedback



## 9 Power Supply Recommendations

Connect a low output impedance power supply directly to the IN pin of the TLV752.

## 10 Layout

## 10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections in order to optimize thermal performance.
- · Place thermal vias around the device to distribute heat.
- Do not place a thermal via directly beneath the thermal pad of the DSQ package. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

## 10.2 Layout Example




Figure 46. Layout Example for the DSQ Package

22 **S**t



## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Device Nomenclature

Table 3. Device Nomenclature (1)(2)

PRODUCT	V <sub>OUT</sub>
TLV75201 <b>Pyyyz</b>	P indicates an active output discharge feature. All members of the TPS746 family will actively discharge the output when the device is disabled.  yyy is the package designator.  z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).

For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

## 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, *Pros and cons of using a feedforward capacitor with a low-dropout regulator* application report

## 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

<sup>(2)</sup> Output voltages from 0.6 V to 5.0 V in 50-mV increments are available. Contact the factory for details and availability.

www.ti.com 18-Sep-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV75201PDSQR	ACTIVE	WSON	DSQ	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XVH	Samples
TLV75201PDSQT	ACTIVE	WSON	DSQ	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XVH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 18-Sep-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Feb-2020


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV75201PDSQR	WSON	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75201PDSQT	WSON	DSQ	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 10-Feb-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV75201PDSQR	WSON	DSQ	10	3000	210.0	185.0	35.0
TLV75201PDSQT	WSON	DSQ	10	250	210.0	185.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated