SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

- **Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus**
- **40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators**
- **17-** × **17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation**
- **Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator**
- **Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle**
- **Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)**
- **Data Bus With a Bus Holder Feature**
- **Address Bus With a Bus Holder Feature ('548 and '549 Only)**
- **Extended Addressing Mode for 8M** × **16-Bit Maximum Addressable External Program Space ('548 and '549 Only)**
- **192K** × **16-Bit Maximum Addressable Memory Space (64K Words Program, 64K Words Data, and 64K Words I/O)**
- **On-Chip ROM with Some Configurable to Program/Data Memory**
- **Dual-Access On-Chip RAM**
- **Single-Access On-Chip RAM ('548/'549)**
- **Single-Instruction Repeat and Block-Repeat Operations for Program Code**
- **Block-Memory-Move Instructions for Better Program and Data Management**
- **Instructions With a 32-Bit Long Word Operand**
- **Instructions With Two- or Three-Operand Reads**
- **Arithmetic Instructions With Parallel Store and Parallel Load**
- **Conditional Store Instructions**
- **Fast Return From Interrupt**
- **On-Chip Peripherals**
	- **Software-Programmable Wait-State Generator and Programmable Bank Switching**
	- **On-Chip Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source**
	- **Full-Duplex Serial Port to Support 8- or 16-Bit Transfers ('541, 'LC545, and 'LC546 Only)**
	- **Time-Division Multiplexed (TDM) Serial Port ('542, '543, '548, and '549 Only)**
	- **Buffered Serial Port (BSP) ('542, '543, 'LC545, 'LC546, '548, and '549 Only)**
	- **8-Bit Parallel Host-Port Interface (HPI) ('542, 'LC545, '548, and '549)**
	- **One 16-Bit Timer**
	- **External-Input/Output (XIO) Off Control to Disable the External Data Bus, Address Bus and Control Signals**
- **Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes**
- **CLKOUT Off Control to Disable CLKOUT**
- **On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1† (JTAG) Boundary Scan Logic**
- **25-ns Single-Cycle Fixed-Point Instruction Execution Time [40 MIPS] for 5-V Power Supply ('C541 and 'C542 Only)**
- **20-ns and 25-ns Single-Cycle Fixed-Point Instruction Execution Time (50 MIPS and 40 MIPS) for 3.3-V Power Supply ('LC54x)**
- **15-ns Single-Cycle Fixed-Point Instruction Execution Time (66 MIPS) for 3.3-V Power Supply ('LC54xA, '548, 'LC549)**
- **12.5-ns Single-Cycle Fixed-Point Instruction Execution Time (80 MIPS) for 3.3-V Power Supply ('LC548, 'LC549)**
- **10-ns and 8.3-ns Single-Cycle Fixed-Point Instruction Execution Time (100 and 120 MIPS) for 3.3-V Power Supply (2.5-V Core) ('VC549)**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

**PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.**



#### SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **description**

The TMS320C54x, TMS320LC54x, and TMS320VC54x fixed-point, digital signal processor (DSP) families (hereafter referred to as the '54x unless otherwise specified) are based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. These processors also provide an arithmetic logic unit (ALU) that has a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. These DSP families also provide a highly specialized instruction set, which is the basis of the operational flexibility and speed of these DSPs.

Separate program and data spaces allow simultaneous access to program instructions and data, providing the high degree of parallelism. Two reads and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. In addition, the 'C54x, 'LC54x, and 'VC54x versions include the control mechanisms to manage interrupts, repeated operations, and function calls.

Table 1 provides an overview of the '54x generation of DSPs. The table shows significant features of each device including the capacity of on-chip RAM and ROM memories, the peripherals, the execution time of one machine cycle, and the type of package with its total pin count.





Legend:

TQFP = Thin Quad Flatpack

 $BGA = Microsoft$  BGA<sup>TM</sup> (Ball Grid Array)

† The dual-access RAM (single access RAM on '548 and '549 devices) can be configured as data memory or program/data memory.

‡ For 'C541/'LC541, 8K words of ROM can be configured as program memory or program/data memory.

§ Two standard (general-purpose) serial ports

¶ One TDM and one BSP

# For 'LC545/'LC546, 16K words of ROM can be configured as program memory or program/data memory.

|| One standard and one BSP

One TDM and two BSPs

Refer to separate data sheet for electrical specifications.

MicroStar BGA is a trademark of Texas Instruments Incorporated.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



 $\uparrow$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the TMS320C541PZ/TMS320LC541PZ (100-pin TQFP packages).

For the 'C541/'LC541 (100-pin packages), no letter in front of CLKRn, FSRn, DRn, CLKXn, FSXn, and DXn pin names denotes standard serial port (where  $n = 0$  or 1 port).



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



† NC = No connection

 $\pm$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the TMS320C542PGE/'LC542PGE (144-pin TQFP packages).

For the 'C542/'LC542 (144-pin TQFP packages), the letter B in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes buffered serial port (BSP). The letter T in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes time-division multiplexed (TDM) serial port.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



 $\uparrow$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the TMS320LC542PBK (128-pin TQFP package).

For the 'LC542 (128-pin TQFP package), the letter B in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes buffered serial port (BSP). The letter T in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes time-division multiplexed (TDM) serial port.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



 $\dagger$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the TMS320LC543PZ (100-pin TQFP package).

FOV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and the CPU of the I/O pins while CV<sub>DD</sub> is the power supply for the core C For the 'LC543 (100-pin TQFP package), the letter B in front of CLKR, FSR, DR, CLKX, FSX, and DX denotes buffered serial port (BSP). The letter T in front of CLKR, FSR, DR, CLKX, FSX, and DX denotes time-division multiplexed (TDM) serial port.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



 $\uparrow$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the for the TMS320LC545PBK (128-pin TQFP package).

For the 'LC545 (128-pin TQFP package), the letter B in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes buffered serial port (BSP). No letter in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes standard serial port.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



 $\uparrow$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the for the TMS320LC546PZ (100-pin TQFP package).

For the 'LC546 (100-pin TQFP package), the letter B in front of CLKR, FSR, DR, FSX, and DX denotes buffered serial port (BSP). No letter in front of CLKR, FSR, DR, FSX, and DX denotes standard serial port.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



† NC = No connection

 $\pm$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the TMS320LC548PGE (144-pin TQFP package).

For the 'LC548, 'LC549 and 'VC549 (144-pin TQFP package), the letter B in front of CLKRn, FSRn, DRn, CLKXn, FSXn, and DXn pin names denotes buffered serial port (BSP), where  $n = 0$  or 1 port. The letter T in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes time-division multiplexed (TDM) serial port.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



The pin assignments table to follow lists each signal quadrant and BGA ball pin number for the TMS320LC548, TMS320LC549, and TMS320VC549 (144-pin BGA package).

The '54x signal descriptions table lists each terminal name, function, and operating mode(s) for the TMS320LC548GGU, TMS320LC549GGU, and TMS320VC549GGU.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **Pin Assignments for the TMS320LC548GGU, TMS320LC549GGU, and TMS320VC549GGU (144-Pin BGA Package)†**



 $\dagger$  DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU, and V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



## **'54x Signal Descriptions**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

## **'54x Signal Descriptions (Continued)**





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

## **'54x Signal Descriptions (Continued)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

## **'54x Signal Descriptions (Continued)**





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

## **'54x Signal Descriptions (Continued)**



 $\dagger$  I = Input, O = Output, Z = High impedance

### **architecture**

The '54x DSPs use an advanced, modified Harvard architecture that maximizes processing power by maintaining three separate bus structures for data memory and one for program memory. Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. For example, two read and one write operations can be performed in a single cycle. Instructions with parallel store and application-specific instructions fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. In addition, the '54x include the control mechanisms to manage interrupts, repeated operations, and function calls.

The functional block diagram includes the principal blocks and bus structure in the '54x devices.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



### **functional block diagram of the '54x internal hardware**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **central processing unit (CPU)**

The CPU of the '54x devices contains:

- A 40-bit arithmetic logic unit (ALU)
- Two 40-bit accumulators
- A barrel shifter
- $\bullet$  A 17  $\times$  17-bit multiplier/adder
- A compare, select and store unit (CSSU)

### **arithmetic logic unit (ALU)**

The '54x devices perform 2s-complement arithmetic using: a 40-bit arithmetic logic unit (ALU) and two 40-bit accumulators (ACCA and ACCB). The ALU also can perform Boolean operations.

The ALU can function as two 16-bit ALUs and perform two 16-bit operations simultaneously when the C16 bit in status register 1 (ST1) is set.

### **accumulators**

The accumulators, ACCA and ACCB, store the output from the ALU or the multiplier / adder block; the accumulators can also provide a second input to the ALU or the multiplier / adder. The accumulators are divided into three parts:

- Guard bits (bits 32–39)
- A high-order word (bits 16–31)
- A low-order word (bits 0–15)

Instructions are provided for storing the guard bits, the high- and the low-order accumulator words in data memory, and for manipulating 32-bit accumulator words in or out of data memory. Also, any of the accumulators can be used as temporary storage for the other.

### **barrel shifter**

The '54x's barrel shifter has a 40-bit input connected to the accumulator, or data memory (CB, DB) and a 40-bit output connected to the ALU, or data memory (EB). The barrel shifter produces a left shift of 0 to 31 bits and a right shift of 0 to 16 bits on the input data. The shift requirements are defined in the shift-count field (ASM) of ST1 or defined in the temporary register (TREG), which is designated as a shift-count register. This shifter and the exponent detector normalize the values in an accumulator in a single cycle. The least significant bits (LSBs) of the output are filled with 0s and the most significant bits (MSBs) can be either zero-filled or sign-extended, depending on the state of the sign-extended mode bit (SXM) of ST1. Additional shift capabilities enable the processor to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention operations.

### **multiplier/adder**

The multiplier / adder performs  $17 \times 17$ -bit 2s-complement multiplication with a 40-bit accumulation in a single instruction cycle. The multiplier / adder block consists of several elements: a multiplier, adder, signed / unsigned input control, fractional control, a zero detector, a rounder (2s-complement), overflow / saturation logic, and TREG. The multiplier has two inputs: one input is selected from the TREG, a data-memory operand, or an accumulator; the other is selected from the program memory, the data memory, an accumulator, or an immediate value. The fast on-chip multiplier allows the '54x to perform operations such as convolution, correlation, and filtering efficiently.

In addition, the multiplier and ALU together execute multiply/accumulate (MAC) computations and ALU operations in parallel in a single instruction cycle. This function is used in determining the Euclid distance, and in implementing symmetrical and least mean square (LMS) filters, which are required for complex DSP algorithms.



#### **compare, select and store unit (CSSU)**

The compare, select and store unit (CSSU) performs maximum comparisons between the accumulator's high and low word, allows the test/control (TC) flag bit of status register 0 (ST0) and the transition (TRN) register to keep their transition histories, and selects the larger word in the accumulator to be stored in data memory. The CSSU also accelerates Viterbi-type butterfly computation with optimized on-chip hardware.

#### **program control**

Program control is provided by several hardware and software mechanisms:

- The program controller decodes instructions, manages the pipeline, stores the status of operations, and decodes conditional operations. Some of the hardware elements included in the program controller are the program counter, the status and control register, the stack, and the address-generation logic.
- Some of the software mechanisms used for program control include branches, calls, conditional instructions, a repeat instruction, reset, and interrupts.

#### **power-down modes**

There are three power-down modes, activated by the IDLE1, IDLE2, and IDLE3 instructions. In these modes, the '54x devices enter a dormant state and dissipate considerably less power than in normal operation. The IDLE1 instruction is used to shut down the CPU. The IDLE2 instruction is used to shut down the CPU and on-chip peripherals. The IDLE3 instruction is used to shut down the '54x processor completely. This instruction stops the PLL circuitry as well as the CPU and peripherals.

#### **bus structure**

The '54x device architecture is built around eight major 16-bit buses:

- One program-read bus (PB), which carries the instruction code and immediate operands from program memory
- Two data-read buses (CB, DB) and one data-write bus (EB), which interconnect to various elements, such as the CPU, data-address generation logic, program-address generation logic, on-chip peripherals, and data memory
	- The CB and DB carry the operands read from data memory.
	- The EB carries the data to be written to memory.
- Four address buses (PAB, CAB, DAB, and EAB), which carry the addresses needed for instruction execution

The '54x devices have the capability to generate up to two data-memory addresses per cycle, which are stored into two auxiliary register arithmetic units (ARAU0 and ARAU1).

The PB can carry data operands stored in program space (for instance, a coefficient table) to the multiplier for multiply/accumulate operations or to a destination in data space for the data move instruction. This capability allows implementation of single-cycle three-operand instructions such as FIRS.

The '54x devices also have an on-chip bidirectional bus for accessing on-chip peripherals; this bus is connected to DB and EB through the bus exchanger in the CPU interface. Accesses using this bus can require more than two cycles for reads and writes depending on the peripheral's structure.

The '54x devices can have bus keepers connected to the data bus. Bus keepers ensure that the data bus does not float. When bus keepers are enabled, the data bus maintains its previous level. Setting bit 1 of the bank switching control register (BSCR) enables bus keepers and clearing bit 1 disables the bus keepers. A reset automatically disables the bus keepers.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **bus structure (continued)**

The '548 and '549 devices also have equivalent bus keepers connected to the address bus. The bus keepers ensure the address bus does not float when in high-impedance. For the '548 and '549 devices, the bus keepers are always enabled.

Table 2 summarizes the buses used by various types of accesses.



### **Table 2. Bus Usage for Accesses**

**Legend:**

hw = high 16-bit word  $lw = low$  16-bit word

### **memory**

The total memory address range for the host of '54x devices is 192K 16-bit words. The '548 and '549 devices have 8M-word program memory. The memory space is divided into three specific memory segments: 64K-word program, 64K-word data, and 64K-word I/O. The program memory space contains the instructions to be executed as well as tables used in execution. The data memory space stores data used by the instructions. The I/O memory space interfaces to external memory-mapped peripherals and can also serve as extra data storage space.

The parallel nature of the architecture of these DSPs allows them to perform four concurrent memory operations in any given machine cycle: fetching an instruction, reading two operands, and writing an operand. The four parallel buses are the program-read bus (PB), the data-write bus (EB) and the two data-read buses (CB and DB). Each bus accesses different memory spaces for different aspects of the DSP's operation. Additionally, this architecture allows dual-operand reads, 32-bit-long word accesses, and a single read with a parallel store.

The '54x DSPs include on-chip memory to aid in system performance and integration.

### **on-chip ROM**

The 'C541 and 'LC541 feature a 28K-word  $\times$  16-bit on-chip maskable ROM. 8K words of the 'C541 and 'LC541 ROM can be mapped into program and data memory space if the data ROM (DROM) bit in the processor mode status (PMST) register is set. This allows an instruction to use data stored in the ROM as an operand.

The 'LC545/'LC546 all feature a 48K-word  $\times$  16-bit on-chip maskable ROM. 16K words of the ROM on these devices can be mapped into program and data memory space if the DROM bit in the PMST register is set.

The 'C542/'LC542/'LC543/'LC548 all feature  $2K$ -word  $\times$  16-bit on-chip ROM.

The 'LC549 and 'VC549 feature 16K-word x 16-bit on-chip ROM.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **on-chip ROM (continued)**

Customers can arrange to have the ROM of the '54x programmed with contents unique to any particular application.

#### **on-chip dual-access RAM (DARAM)**

The '541 devices have a 5K-word  $\times$  16-bit on-chip DARAM (5 blocks of 1K-word each).

The '542 and '543 devices have a 10K-word  $\times$  16-bit on-chip DARAM (5 blocks of 2K-word each).

The '545 and '546 devices have a  $6K$ -word  $\times$  16-bit on-chip DARAM (3 blocks of 2K-word each).

The '548 and '549 devices have a 8K-word  $\times$  16-bit on-chip DARAM (4 blocks of 2K-word each).

Each of these RAM blocks can be accessed twice per machine cycle. This memory is intended primarily to store data values; however, it can be used to store program as well. At reset, the DARAM is mapped into data memory space. DARAM can be mapped into program/data memory space by setting the OVLY bit in the PMST register.

#### **on-chip single-access RAM (SARAM)**

The '548 and '549 devices have a 24K word  $\times$  16 bit on-chip SARAM (three blocks of 8K words each).

Each of these SARAM blocks is a single-access memory. This memory is intended primarily to store data values; however, it can be used to store program as well. At reset, the SARAM is mapped into data memory space (2000h–7FFFh). SARAM can be mapped into program/data memory space by setting the OVLY bit in the PMST register.

#### **on-chip memory security**

The '54x devices have a maskable option to protect the contents of on-chip memories. When the related bit is set, no externally originating instruction can access the on-chip memory spaces.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory (continued)**



**Figure 2. Memory Map ('542 and '543 only)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory (continued)**



**Figure 3. Memory Map ('545 and '546 only)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory (continued)**



**Figure 4. Memory Map ('548 only) (In the case of a 64K Program Word Address Reach)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**memory (continued)**

‡ These pages available when OVLY = 0 when on-chip RAM is not mapped in program space or data space. When OVLY = 1 the first 32K words are all on page 0 when on-chip RAM is mapped in program space or data space.

NOTE A: When the on-chip RAM is enabled in program space, all accesses to the region xx 0000 – xx 7FFF, regardless of page number, are mapped to the on-chip RAM at 00 0000 – 00 7FFF.

### **Figure 6. Extended Program Memory ('548 and '549 only)**



#### SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **program memory**

The external program memory space on the '54x devices addresses up to 64K 16-bit words. Software can configure their memory cells to reside inside or outside of the program address map. When the cells are mapped into program space, the device automatically accesses them when their addresses are within bounds. When the program-address generation (PAGEN) logic generates an address outside its bounds, the device automatically generates an external access. The advantages of operating from on-chip memory are as follows:

- Higher performance because no wait states are required
- Lower cost than external memory
- Lower power than external memory

The advantage of operating from off-chip memory is the ability to access a larger address space.

### **program memory address map**

The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft — meaning that the processor, when taking the trap, loads the program counter (PC) with the trap address and executes the code at the vector location. Four words are reserved at each vector location to accommodate a delayed branch instruction, and either two 1-word instructions or one 2-word instruction, which allows branching to the appropriate interrupt service routine without the overhead.

At device reset, the reset, interrupt, and trap vectors are mapped to address FF80h in program space. However, these vectors can be remapped to the beginning of any 128-word page in program space after device reset. This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register with the appropriate 128-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped to the new 128-word page. For example:

#### STM #05800h, PMST ;Remapped vectors to start at 5800h.

This example moves the interrupt vectors to program space at address 05800h. Any subsequent interrupt (except for a device reset) fetches its interrupt vector from that new location. For example, if, after loading the IPTR, an INT2 occurs, the interrupt service routine vector is fetched from location 5848h in program space as opposed to location FFC8h. This feature facilitates moving the desired vectors out of the boot ROM and then removing the ROM from the memory map. Once the system code is booted into the system from the boot-loader code resident in ROM, the application reloads the IPTR with a value pointing to the new vectors. In the previous example, the STM instruction is used to modify the PMST. Note that the STM instruction modifies not only the IPTR but other status/control bits in the PMST register.

NOTE: The hardware reset  $(\overline{\mathrm{RS}})$  vector cannot be remapped, because the hardware reset loads the IPTR with 1s. Therefore, the reset vector is always fetched at location FF80h in program space. In addition, for the '54x, 128 words are reserved in the on-chip ROM for device-testing purposes. Application code written to be implemented in on-chip ROM must reserve these 128 words at addresses FF00h–FF7Fh in program space.

### **extended program memory ('548 and '549 only)**

The '548 and '549 devices use a paged extended memory scheme in program space to allow access of up to 8M of program memory. This extended program memory is organized into 128 pages (0–127), each 64K in length. To implement the extended program memory scheme, the '548 and '549 device includes the following additional features:

- Seven additional address lines (for a total of 23)
- An extra memory-mapped register [program counter extension register (XPC)]



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **extended program memory ('548 and '549 only) (continued)**

- Six new instructions for addressing extended program memory space:
	- FB[D] Far branch
	- FBACC[D] Far branch to the location specified by the value in accumulator A or accumulator B
	- FCALA[D] Far call to the location specified by the value in accumulator A or accumulator B
	- FCALL[D] Far call
	- FRET[D] Far return
	- FRETE[D] Far return with interrupts enabled
- Two '54x instructions are extended to use the 23 bits in the '548 and '549 devices:
	- READA Read program memory addressed by accumulator A and store in data memory
	- WRITA Write data to program memory addressed by accumulator A

For more information on these six new instructions and the two extended instructions, refer to the instruction set summary table in this data sheet and to the TMS320C54x DSP Reference Set, Volume 2, Mnemonic Instruction Set, literature number SPRU172. And for more information on extended program memory, refer to the TMS320C54x DSP Reference Set, Volume 1, CPU and Peripherals, literature number SPRU131.

#### **data memory**

The data memory space on the '54x device addresses contains up to 64K of 16-bit words. The 'devices automatically access the on-chip RAM when addressing within its bounds. When an address is generated outside the RAM bounds, the device automatically generates an external access.

The advantages of operating from on-chip memory are as follows:

- Higher performance because no wait states are required
- Higher performance because of better flow within the pipeline of the CALU
- Lower cost than external memory
- Lower power than external memory

The advantage of operating from off-chip memory is the ability to access a larger address space.

#### **bootloader**

A bootloader is available in the standard '54x on-chip ROM. This bootloader can be used to transfer user code from an external source to anywhere in the program memory at power up automatically. If MP/MC of the device is sampled low during a hardware reset, execution begins at location FF80h of the on-chip ROM. This location contains a branch instruction to the start of the bootloader program. The standard '54x devices provide different ways to download the code to accommodate various system requirements:

- Parallel from 8-bit or 16-bit-wide FPROM
- Parallel from I/O space 8-bit or 16-bit mode
- Serial boot from serial ports 8-bit or 16-bit mode
- Host-port interface boot ('542, '545, '548, and '549 devices only)
- Warm boot



#### SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **bootloader (continued)**

The bootloader provided in the on-chip ROM of the '548 and '549 devices implements several enhanced features. These include the addition of BSP and TDM boot modes. To accommodate these new boot modes, the encoding of the boot-mode selection word has been modified.

For a detailed description of bootloader functionality, refer to the TMS320C54x DSP Reference Set, Volume 4: Applications Guide (literature number SPRU173). For a detailed description of the enhanced bootloader functionality, refer to the TMS320x548/'549 Bootloader Technical Reference.

### **on-chip peripherals**

All the '54x devices have the same CPU structure; however, they have different on-chip peripherals connected to their CPUs. The on-chip peripheral options provided are:

- Software-programmable wait-state generator
- Programmable bank switching
- Parallel I/O ports
- Serial ports (standard, TDM, and BSP)
- A hardware timer
- A clock generator [with a multiple phase-locked loop (PLL) on '549 devices]

### **software-programmable wait-state generators**

Software-programmable wait-state generators can be used to extend external bus cycles up to seven machine cycles to interface with slower off-chip memory and I/O devices. The software wait-state generators are incorporated without any external hardware. For off-chip memory access, a number of wait states can be specified for every 32K-word block of program and data memory space, and for one 64K-word block of I/O space within the software wait-state (SWWSR) register.

### **programmable bank-switching**

Programmable bank-switching can be used to insert one cycle automatically when crossing memory-bank boundaries inside program memory or data memory space. One cycle can also be inserted when crossing from program-memory space to data-memory space ('54x) or one program memory page to another program memory page ('548 and '549 only). This extra cycle allows memory devices to release the bus before other devices start driving the bus; thereby avoiding bus contention. The size of memory bank for the bank-switching is defined by the bank-switching control register (BSCR).

### **parallel I/O ports**

Each '54x device has a total of 64K I/O ports. These ports can be addressed by the PORTR instruction or the PORTW instruction. The  $\overline{1S}$  signal indicates a read/write operation through an I/O port. The devices can interface easily with external devices through the I/O ports while requiring minimal off-chip address-decoding circuits.

### **host-port interface ('542, '545, '548, and '549 only)**

The host-port interface (HPI) is an 8-bit parallel port used to interface a host processor to the DSP device. Information is exchanged between the DSP device and the host processor through on-chip memory that is accessible by both the host and the DSP device. The DSP devices have access to the HPI control (HPIC) register and the host can address the HPI memory through the HPI address register (HPIA). HPI memory is a 2K-word DARAM block that resides at 1000h to 17FFh in data memory and can also be used as general-purpose on-chip data or program DARAM.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **host-port interface ('542, '545, '548, and '549 only) (continued)**

Data transfers of 16-bit words occur as two consecutive bytes with a dedicated pin (HBIL) indicating whether the high or low byte is being transmitted. Two control pins, HCNTL1 and HCNTL0, control host access to the HPIA, HPI data (with an optional automatic address increment), or the HPIC. The host can interrupt the DSP device by writing to HPIC. The DSP device can interrupt the host with a dedicated HINT pin that the host can acknowledge and clear.

The HPI has two modes of operation, shared-access mode (SAM) and host-only mode (HOM). In SAM, the normal mode of operation, both the DSP device and the host can access HPI memory. In this mode, asynchronous host accesses are resynchronized internally and, in case of conflict, the host has access priority and the DSP device waits one cycle. The HOM capability allows the host to access HPI memory while the DSP device is in IDLE2 (all internal clocks stopped) or in reset mode. The host can therefore access the HPI RAM while the DSP device is in its optimal configuration in terms of power consumption.

The HPI control register has two data strobes,  $\overline{\text{HDS1}}$  and  $\overline{\text{HDS2}}$ , a read/write strobe HR/ $\overline{\text{W}}$ , and an address strobe HAS, to enable a glueless interface to a variety of industry-standard host devices. The HPI is interfaced easily to hosts with multiplexed address/data bus, separate address and data buses, one data strobe and a read/write strobe, or two separate strobes for read and write.

The HPI supports high-speed back-to-back accesses.

- In the SAM, the HPI can handle one byte every five DSP device periods—that is, 64 MBps with a 40-MIPS DSP, or 160 MBps with a 100-MIPS DSP. The HPI is designed so that the host can take advantage of this high bandwidth and run at frequencies up to ( $f \times n$ ) ÷ 5, where n is the number of host cycles for an external access and f is the DSP device frequency.
- In HOM, the HPI supports high-speed back-to-back host accesses at 1 byte every 50 ns—that is, 160 MBps with a -40 or faster DSP.

#### **serial ports**

The '54x devices provide high-speed full-duplex serial ports that allow direct interface to other '54x devices, codecs, and other devices in a system. There is a standard serial port, a time-division-multiplexed (TDM) serial port, and a buffered serial port (BSP). The '549 devices provides a misalignment detection feature to that allows the device to detect when a word or words are lost in the serial data line.

The general-purpose serial port utilizes two memory-mapped registers for data transfer: the data-transmit register (DXR) and the data-receive register (DRR). Both of these registers can be accessed in the same manner as any other memory location. The transmit and receive sections of the serial port each have associated clocks, frame-synchronization pulses, and serial-shift registers; and serial data can be transferred either in bytes or in 16-bit words. Serial port receive and transmit operations can generate their own maskable transmit and receive interrupts (XINT and RINT), allowing serial-port transfers to be managed through software. The '54x serial ports are double-buffered and fully static.

The TDM port allows the device to communicate through time-division multiplexing with up to seven other '54x devices with TDM ports. Time-division multiplexing is the division of time intervals into a number of subintervals with each subinterval representing a prespecified communications channel. The TDM port serially transmits 16-bit words on a single data line (TDAT) and destination addresses on a single address line (TADD). Each device can transmit data on a single channel and receive data from one or more of the eight channels, providing a simple and efficient interface for multiprocessing applications. A frame synchronization pulse occurs once every 128 clock cycles, corresponding to the transmission of one 16-bit word on each of the eight channels. Like the general-purpose serial port, the TDM port is double-buffered on both input and output data.

The buffered serial port (BSP) consists of a full-duplex double-buffered serial-port interface and an auto-buffering unit (ABU). The serial port block of the BSP is an enhanced version of the standard serial port. The ABU allows the serial port to read/write directly to the '54x internal memory using a dedicated bus independent of the CPU. This results in minimal overhead for serial port transactions and faster data rates.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **serial ports (continued)**

When auto-buffering capability is disabled (standard mode), serial port transfers are performed under software control through interrupts. In this mode, the ABU is transparent and the word-based interrupts (WXINT and WRINT) provided by the serial port are sent to the CPU as transmit interrupt (XINT) and receive interrupt (RINT). When auto buffering is enabled, word transfers are done directly between the serial port and the '54x internal memory using ABU-embedded address generators.

The ABU has its own set of circular-addressing registers with corresponding address-generation units. Memory for the buffers resides in 2K words of the '54x internal memory. The length and starting addresses of the buffers are user-programmable. A buffer-empty/buffer-full interrupt can be posted to the CPU. Buffering is easily halted by an auto-disabling capability. Auto-buffering capability can be enabled separately for transmit and receive sections. When auto buffering is disabled, operation is similar to that of the general-purpose serial port.

The BSP allows transfer of 8-, 10-, 12-, or 16-bit data packets. In burst mode, data packets are directed by a frame synchronization pulse for every packet. In continuous mode, the frame synchronization pulse occurs when the data transmission is initiated and no further pulses occur. The frame and clock strobes are frequencyand polarity-programmable. The BSP is fully static and operates at arbitrarily low clock frequencies. The maximum operating frequency for '54x devices up to 50 MIPs is CLKOUT. For higher-speed '54x devices, the maximum operating frequency is 50 MBps at 20 ns.

### **buffer misalignment (BMINT) interrupt ('549 only)**

The BMINT interrupt is generated when a frame sync occurs and the ABU transmit or receive buffer pointer is not at the top of the buffer address. This is useful for detecting several potential error conditions on the serial interface, including extraneous and missed clocks and frame sync pulses. A BMINT interrupt, therefore, indicates that one or more words may have been lost on the serial interface.

BMINT is useful for detecting buffer misalignment only when the buffer pointer(s) are initially loaded with the top of buffer address, and a frame of data contains the same number of words as the buffer length. These are the only conditions under which a frame sync occurring at a buffer address, other than the top of buffer, constitute an error condition. In cases where these conditions are met, a frame sync always occurs when the buffer pointer is at the top of buffer address, if the interface is functioning properly.

If BMINT is enabled under conditions other than those stated above, interrupts may be generated under circumstances other than actual buffer misalignment. In these cases, BMINT should generally be masked in the IMR register so that the processor will ignore this interrupt.

BMINT is available when operating auto-buffering mode with continuous transfers, the FIG bit cleared to 0, and external serial clocks or frames.

The BSP0 and BSP1 BMINT bits in the IMR and IFR registers are bits 12 and 13, respectively, (bit 15 is the MSB), and their interrupt vector locations are 070h and 074h, respectively.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **serial ports (continued)**

Table 3 provides a comparison of the serial ports available in the '54x devices.



### **Table 3. Serial Port Configurations for the '54x**

#### **hardware timer**

The '54x devices feature a 16-bit timing circuit with a four-bit prescaler. The timer counter is decremented by one at every CLKOUT cycle. Each time the counter decrements to zero, a timer interrupt is generated. The timer can be stopped, restarted, reset, or disabled by specific status bits.

#### **clock generator**

The clock generator provides clocks to the '54x device, and consists of an internal oscillator and a phase-locked loop (PLL) circuit. The clock generator requires a reference clock input, which can be provided by using a crystal resonator with the internal oscillator, or from an external clock source. The reference clock input is then either divided by two (or by four on the '545A, '546A, '548, and '549) to generate clocks for the '54x device, or the PLL circuit can be used to generate the device clock by multiplying the reference clock frequency by a scale factor, allowing use of a clock source with a lower frequency than that of the CPU.

The PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal. When the PLL is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once the PLL is locked, it continues to track and maintain synchronization with the input signal. Then, other internal clock circuitry allows the synthesis of new clock frequencies for use as master clock for the '54x device.

Two types of PLL are available: a hardware-programmable PLL and a software-programmable PLL. All '54x devices have the hardware-programmable PLL except the '545A, '546A, '548, and '549, which have the software-programmable PLL. On the hardware-programmable PLL, an external delay must be provided before the device is released from reset in order for the PLL to achieve lock. With the software-programmable PLL, a lock timer is provided to implement this delay automatically. Note that both the hardware- and the software-programmable PLLs require the device to be reset after power up to begin functioning properly.

### **hardware-programmable PLL**

The '54x can use either the internal oscillator or an external frequency source for an input clock. The clock generation mode is determined by the CLKMD1, CLKMD2 and CLKMD3 clock mode pins except on the '545A, the '546A, the '548, and the '549 (see software-programmable PLL description below). Table 4 outlines the selection of the clock mode by these pins. Note that both the hardware- and the software-programmable PLLs require the device to be reset after power up to begin functioning properly.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **hardware-programmable PLL (continued)**



### **Table 4. Clock Mode Configurations**

† Option: Option 1 or option 2 is selected when ordering the device.

‡ Stop mode: The function of the stop mode is equivalent to that of the power-down mode of IDLE3; however, the IDLE3 instruction is recommended rather than stop mode to realize full power saving, since IDLE3 stops clocks synchronously and can be exited with an interrupt.

### **software-programmable PLL ('545A, '546A, '548, and '549)**

The software-programmable PLL features a high level of flexibility, and includes a clock scaler that provides various clock multiplier ratios, capability to directly enable and disable the PLL, and a PLL lock timer that can be used to delay switching to PLL clocking mode of the device until lock is achieved.

Devices that have a built-in software-programmable PLL can be configured in one of two clock modes:

- PLL mode. The input clock (X2/CLKIN) is multiplied by 1 of 31 possible ratios. These ratios are achieved using the PLL circuitry.
- DIV (divider) mode. The input clock is divided by 2 or 4. Note that when DIV mode is used, the PLL can be completely disabled in order to minimize power dissipation.

The software-programmable PLL is controlled using the 16-bit memory-mapped (address 0058h) clock mode register (CLKMD). The CLKMD register is used to define the clock configuration of the PLL clock module. The CLKMD register fields are shown in Figure 7 and described below. Note that upon reset, the CLKMD register is initialized with a predetermined value dependent only upon the state of the CLKMD1 – CLKMD3 pins (see Table 6).



 $R =$  read,  $W =$  write

† When in DIV mode (PLLSTATUS is low), PLLMUL, PLLDIV, PLLCOUNT, and PLLON/OFF are don't cares, and their contents are indeterminate.

### **Figure 7. Clock Mode Control Register (CLKMD)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **software-programmable PLL ('545A, '546A, '548, and '549) (continued)**

- **Bits 15–12** PLLMUL. PLL multiplier. Defines the frequency multiplier in conjunction with PLLDIV and PLLNDIV, as shown in Table 5.
- **Bit 11** PLLDIV. PLL divider. Defines the frequency multiplier in conjunction with PLLMUL and PLLNDIV, as shown in Table 5.

 $0 =$  an integer multiply factor is used.

 $1 = a$  non-integer multiply factor is used.

**Bits 10–3** PLLCOUNT. PLL counter value. Specifies the number of input clock cycles (in increments of 16 cycles) for the PLL lock timer to count before the PLL begins clocking the processor after the PLL is started. The PLL counter is a down-counter, which is driven by the input clock divided by 16; therefore, for every 16 input clocks, the PLL counter decrements by one.

> The PLL counter can be used to ensure that the processor is not clocked until the PLL is locked, so that only valid clock signals are sent to the device.

**Bit 2** PLLON/OFF. PLL on/off. Enables or disables the PLL part of the clock generator in conjunction with the PLLNDIV bit. Note that PLLON/OFF and PLLNDIV can both force the PLL to run; when PLLON/OFF is high, the PLL runs independently of the state of PLLNDIV.



- **Bit 1** PLLNDIV. PLL clock generator select. Determines whether the clock generator works in PLL mode or in divider (DIV) mode, thereby defining the frequency multiplier in conjunction with PLLMUL and PLLDIV.
	- 0 = Divider mode is used
	- $1 = PLL$  mode is used
- **Bit 0** PLLSTATUS. PLL status. Indicates the mode in which the clock generator is operating.
	- $0 = DIV$  mode
	- $1 = PLL$  mode

**Table 5. PLL Multiplier Ratio as a Function of PLLNDIV, PLLDIV, and PLLMUL**



† CLKOUT = CLKIN x multiplier



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **software-programmable PLL ('545A, '546A, '548, and '549) (continued)**

Immediately following reset, the clock mode is determined by the values of the three external pins: CLKMD1, CLKMD2, and CLKMD3. The modes corresponding to the CLKMD pins are shown in Table 6.



### **Table 6. Clock Mode Settings at Reset**

† Reserved mode ('549 only). Do not use in normal operation.

Following reset, the software-programmable PLL can be programmed to any configuration desired, as described above. Note that when the PLL $\times$  1 with external source option (CLKMD[1–3]=101) is selected during reset, the internal PLL lock-count timer is not active; therefore, the system must delay releasing reset in order to allow for the PLL lock-time delay. Also, note that both the hardware- and the software-programmable PLLs require the device to be reset after power up to begin functioning properly.

### **programming considerations when using the software-programmable PLL**

The software-programmable PLL offers many different options in startup configurations, operating modes, and power-saving features. Programming considerations and several software examples are presented here to illustrate the proper use of the software-programmable PLL at start-up, when switching between different clocking modes, and before and after IDLE1/IDLE2/IDLE3 instruction execution.

### **use of the PLLCOUNT programmable lock timer**

During the lockup period, the PLL should not be used to clock the '54x. The PLLCOUNT programmable lock timer provides a convenient method of automatically delaying clocking of the device by the PLL until lock is achieved.

The PLL lock timer is a counter, loaded from the PLLCOUNT field in the CLKMD register, that decrements from its preset value to 0. The timer can be preset to any value from 0 to 255, and its input clock is CLKIN divided by 16. The resulting lockup delay can therefore be set from 0 to 255  $\times$  16 CLKIN cycles.

The lock timer is activated when the clock generator operating mode is switched from DIV to PLL (see the section describing switching from DIV mode to PLL mode). During the lockup period, the clock generator continues to operate in DIV mode; after the PLL lock timer has decremented to zero, the PLL begins clocking the '54x.

Accordingly, the value loaded into PLLCOUNT is chosen based on the following relationship:

### PLLCOUNT > Lockup Time / (16  $\times$ t<sub>CLKIN</sub>)

where  $t_{\text{CI KIN}}$  is the input reference clock period and lockup time is the required PLL lockup time as shown in Figure 8.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



### **use of the PLLCOUNT programmable lock timer (continued)**



### **switching from DIV mode to PLL mode**

Several circumstances may require switching from DIV mode to PLL mode; however, note that if the PLL is not locked when switching from DIV mode to PLL mode, the PLL lockup time delay must be observed before the mode switch occurs to ensure that only proper clock signals are sent to the device. It is, therefore, important to know whether or not the PLL is locked when switching operating modes.

The PLL is unlocked on power-up, after changing the PLLMUL or PLLDIV values, after turning off the PLL (PLLON/OFF = 0), or after loss of input reference clock. Once locked, the PLL remains locked even in DIV mode as long as the PLL had been previously locked and has not been turned off (PLLON/OFF stays 1), and the PLLMUL and PLLDIV values have not been changed since the PLL was locked.

Switching from DIV mode to PLL mode (setting PLLNDIV to 1) activates the PLLCOUNT programmable lock timer (when PLLCOUNT is preloaded with a non-zero value), and this can be used to provide a convenient method for implementing the lockup time delay. The PLLCOUNT lock timer feature should be used in the situations described above, where the PLL is unlocked unless a reset delay is used to implement the lockup delay, or the PLL is not used.

Switching from DIV mode to PLL mode is accomplished by loading the CLKMD register. The following procedure describes switching from DIV mode to PLL mode when the PLL is not locked. When performing this mode switch with the PLL already locked, the effect is the same as when switching from PLL to DIV mode, but in the reverse order. In this case, the delays of when the new clock mode takes effect are the same.

When switching from DIV to PLL mode with the PLL unlocked, or when the mode change will result in unlocked operation, the PLLMUL[3–0], PLLDIV, and PLLNDIV bits are set to select the desired frequency multiplier as described in Table 5, and the PLLCOUNT[7–0] bits are set to select the required lockup time delay. Note that PLLMUL, PLLDIV, PLLCOUNT, and PLLON/OFF can only be modified when in DIV mode.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **switching from DIV mode to PLL mode (continued)**

Once the PLLNDIV bit is set, the PLLCOUNT timer begins being decremented from its preset value. When the PLLCOUNT timer reaches zero, the switch to PLL mode takes effect after six CLKIN cycles plus 3.5 PLL cycles (CLKOUT frequency). When the switch to PLL mode is completed, the PLLSTATUS bit in the CLKMD register is read as 1. Note that during the PLL lockup period, the '54x continues operating in DIV mode.

The following software example shows an instruction that can be used to switch from DIV mode to PLL  $\times$  3, with a CLKIN frequency of 13 MHz and PLLCOUNT = 41 (decimal).

STM #0010000101001111b, CLKMD

### **switching clock mode from PLL to DIV**

When switching from PLL mode to DIV mode, the PLLCOUNT delay does not occur, and the switch between the two modes takes place after a short transition delay.

The switch from PLL mode to DIV mode is also accomplished by loading the CLKMD register. The PLLNDIV bit is set to 0, selecting DIV mode, and the PLLMUL bits are set to select the desired frequency multiplier as shown in Table 5.

The switch to DIV mode takes effect in 6 CLKIN cycles plus 3.5 PLL cycles (CLKOUT frequency) for all PLLMUL values except 1111b. With a PLLMUL value of 1111b, the switch to DIV mode takes effect in 12 CLKIN cycles plus 3.5 PLL cycles (CLKOUT frequency). When the switch to DIV mode is completed, the PLLSTATUS bit in the CLKMD register is read as 0.

The following software example shows a code sequence that can be used to switch from PLL  $\times$  3 to divide-by-two mode. Note that the PLLSTATUS bit is polled to determine when the switch to DIV mode has taken effect, and then the STM instruction is used to turn off the PLL at this point.



### **switching mode from one PLL multiplier to another**

When switching from one PLL multiplier ratio to another is required, the clock generator must be switched from PLL mode to DIV mode before selecting the new multiplier ratio; switching directly from one PLL multiplier ratio to another is not supported.

In order to switch from one PLL multiplier ratio to another, the following steps must be followed:

- 1. Set the PLLNDIV bit to 0, selecting DIV mode.
- 2. Poll the PLLSTATUS bit until a 0 is obtained, indicating that DIV mode is enabled and that PLLMUL, PLLDIV, and PLLCOUNT can be updated.
- 3. Modify the CLKMD register to set the PLLMUL[3–0], PLLDIV, and PLLNDIV bits to the desired frequency multiplier as defined in Table 5, and the PLLCOUNT[7–0] bits to the required lock-up time.

When the PLLNDIV bit is set to one in step three, the PLLCOUNT timer begins decrementing from its preset value. Once the PLLCOUNT timer reaches zero, the new PLL mode takes effect after six CLKIN cycles plus 3.5 PLL cycles (CLKOUT frequency).


SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **switching mode from one PLL multiplier to another (continued)**

Also, note that a direct switch between divide-by-two mode and divide-by-four mode is not possible. To switch between these two modes, the clock generator must first be set to PLL mode with an integer-only (non-fractional) multiplier ratio, and then set back to DIV mode in the desired divider configuration (see previous sections for details on switching between DIV and PLL modes).

The following software example shows a code sequence that can be used to switch clock mode from PLL $\times$ X to PLL  $\times$  1.



#### **programmable clock generator operation immediately following reset**

Immediately following reset, the operating mode of the clock generator is determined only on the basis of the CLKMD1/2/3 pin state as described in Table 6. All but two of these operating modes are 'divide-by-two with external source'. Switching from divide-by-two to a PLL mode can easily be accomplished by changing the CLKMD register contents. Note that if use of the internal oscillator is desired, either the 100 or the 111 state of the CLKMD1–CLKMD3 pins must be selected at reset (as shown in Table 6) since the internal oscillator cannot be programmed through software.

The following software example shows an instruction that can be used to switch from divide-by-two mode to the PLL  $\times$  3 mode.

#### STM #0010000101001111b, CLKMD

#### **considerations when using IDLE1/IDLE2/IDLE3**

When using one of the IDLE instructions to reduce power requirements, proper management of the PLL is important. The clock generator consumes the least power when operating in DIV mode with the PLL disabled. Therefore, if power dissipation is a significant consideration, it is desirable to switch from PLL to DIV mode, and disable the PLL, before executing the IDLE1/IDLE2/IDLE3 instructions. This is accomplished as explained above in the section describing switching clock mode from PLL to DIV. After waking up from IDLE1/IDLE2/IDLE3, the clock generator can be reprogrammed to PLL mode as explained above in the section describing switching clock mode from DIV to PLL.

Note that when the PLL is stopped during an IDLE state, and the '54x device is restarted and the clock generator is switched back to PLL mode, the PLL lockup delay occurs in the same manner as in a normal device startup. Therefore, in this case, the lockup delay must also be accounted for, either externally or by using the PLL lockup counter timer.

The following software example illustrates a code sequence that switches the clock generator from PLL  $\times$  3 mode to divide-by-two mode, turns off the PLL, and enters IDLE3. After waking up from IDLE3, the clock generator is switched back from DIV mode to PLL  $\times$  3 mode using a single STM instruction, with a PLLCOUNT of 64 (decimal) used for the lock timer value.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

IDLE3

#### **considerations when using IDLE1/IDLE2/IDLE3 (continued)**

BC TstStatu, ANEQ

LDM CLKMD, A



STM #0b, CLKMD ;switch to DIV mode

AND #01b, A ;poll STATUS bit

STM #0b, CLKMD ;reset PLLON\_OFF when STATUS ;is DIV mode

(After IDLE3 wake-up – switch the PLL from DIV mode to PLL  $\times$  3 mode)

STM #0010001000000111b, CLKMD ;PLLCOUNT = 64 (decimal)

#### **PLL considerations when using the bootloader**

The ROM on the '545A and '546A contains a bootloader program that can be used to load programs into RAM for execution following reset. When using this bootloader with the software-programmable PLL, several considerations are important for proper system operation.

On the '545A and '546A, for compatibility, the bootloader configures the PLL to the same mode as would have resulted if the same CLKMD1–3 input bits had been provided to the option-1 or option-2 hardware-programmable PLL (see Table 4), according to whether the '545A or '546A is an option-1 or option-2 device. Once the bootloader program has finished executing, and control is transferred to the user's program, the PLL can be reprogrammed to any desired configuration.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **memory-mapped registers**

Most '54x devices have 26 (except '548 and '549 have 27) memory-mapped CPU registers, which are mapped into data memory located at addresses 0h to 1Fh. Each of these devices also has a set of memory-mapped registers associated with peripherals. Table 7 gives a list of CPU memory-mapped registers (MMR) common to all '54x devices. Table 8 shows additional peripheral MMRs associated with the '541 devices, Table 9 shows those associated with the '545/'546 devices, Table 10 shows those associated with the '542/'543 devices, and Table 11 shows those associated with the '548/'549 devices.



#### **Table 7. Core Processor Memory-Mapped Registers**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory-mapped registers (continued)**



### **Table 8. Peripheral Memory-Mapped Registers ('541 Only)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory-mapped registers (continued)**



### **Table 9. Peripheral Memory-Mapped Registers ('545 and '546 Only)†**

† BSP = Buffered serial port

ABU = Auto-buffering unit

‡ Host-port interface (HPI) on 'LC545 only



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory-mapped registers (continued)**



### **Table 10. Peripheral Memory-Mapped Registers ('542 and '543 Only)†**

† BSP = Buffered serial port

TDM = Time-division multiplexed

ABU = Auto-buffering unit

‡ Host-port interface (HPI) on '542 only



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory-mapped registers (continued)**



### **Table 11. Peripheral Memory-Mapped Registers ('548 and '549 Only)†**

† BSP = Buffered serial port

ABU = Auto-buffering unit

HPI = Host-port interface



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **status registers (ST0, ST1)**

The status registers, ST0 and ST1, contain the status of the various conditions and modes for the '54x devices. ST0 contains the flags (OV, C, and TC) produced by arithmetic operations and bit manipulations in addition to the data page pointer (DP) and the auxiliary register pointer (ARP) fields. ST1 contains the various modes and instructions that the processor operates on and executes.

### **accumulators (AL, AH, AG, and BL, BH, BG)**

The '54x devices have two 40-bit accumulators: accumulator A and accumulator B. Each accumulator is memory-mapped and partitioned into accumulator low-word (AL, BL), accumulator high-word (AH, BH), and accumulator guard bits (AG, BG).



### **auxiliary registers (AR0–AR7)**

The eight 16-bit auxiliary registers (AR0–AR7) can be accessed by the CALU and modified by the auxiliary register arithmetic units (ARAUs). The primary function of the auxiliary registers is generating 16-bit addresses for data space. However, these registers also can act as general-purpose registers or counters.

### **temporary register (TREG)**

The TREG is used to hold one of the multiplicands for multiply and multiply/accumulate instructions. It can hold a dynamic (execution-time programmable) shift count for instructions with shift operation such as ADD, LD, and SUB instructions. It also can hold a dynamic bit address for the BITT instruction. The EXP instruction stores the exponent value computed into the TREG, while the NORM instruction uses the TREG value to normalize the number. For ACS operation of Viterbi decoding, TREG holds branch metrics used by the DADST and DSADT instructions.

#### **transition register (TRN)**

The TRN is a 16-bit register that is used to hold the transition decision for the path to new metrics to perform the Viterbi algorithm. The CMPS (compare, select, max, and store) instruction updates the contents of the TRN based on the comparison between the accumulator high word and the accumulator low word.

#### **stack-pointer register (SP)**

The SP is a 16-bit register that contains the address at the top of the system. The SP always points to the last element pushed onto the stack. The stack is manipulated by interrupts, traps, calls, returns, and the PUSHD, PSHM, POPD, and POPM instructions. Pushes and pops of the stack predecrement and postincrement, respectively, all 16 bits of the SP.

#### **circular-buffer-size register (BK)**

The 16-bit BK is used by the ARAUs in circular addressing to specify the data block size.

### **block repeat registers (BRC, RSA, REA)**

The block-repeat counter (BRC) is a 16-bit register used to specify the number of times a block of code is to be repeated when performing a block repeat. The block-repeat start address (RSA) is a 16-bit register containing the starting address of the block of program memory to be repeated when operating in the repeat mode. The 16-bit block repeat-end address (REA) contains the ending address if the block of program memory is to be repeated when operating in the repeat mode.

#### **interrupt registers (IMR, IFR)**

The interrupt-mask register (IMR) is used to mask off specific interrupts individually at required times. The interrupt-flag register (IFR) indicates the current status of the interrupts.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **processor-mode status register (PMST)**

The processor-mode status register (PMST) controls memory configurations of the '54x devices.

### **interrupts**

Vector-relative locations and priorities for all internal and external interrupts are shown in Table 12.



#### **Table 12. '54x Interrupt Locations and Priorities**

† On '541 devices, these interrupt locations are serial port 0 interrupts (RINT0/XINT0).

‡ On '541, '545, and '546 devices, these interrupt locations are serial port 1 interrupts (RINT1/XINT1).

§ On '541, '543, and '546 devices, interrupt locations 64h – 7Fh are reserved. On '542 and '545 devices, interrupt locations 68h – 7Fh are reserved. On '548 devices, interrupt locations 70h – 7Fh are reserved.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **interrupts (continued)**

The IFR and IMR registers are laid out as shown in Figure 9.



#### **Figure 9. IFR and IMR Registers**

### **instruction set summary**

This section summarizes the syntax used by the mnemonic assembler and the associated instruction set opcodes for the '54x DSP devices (see Table 13). For detailed information on instruction operation, see the TMS320C54x DSP Reference Set, Volume 2: Mnemonic Instruction Set (literature number SPRU172); and for detailed information on the algebraic assembler, see the TMS320C54x DSP Reference Set, Volume 3: Algebraic Instruction Set (literature number SPRU179).



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **instruction set summary (continued)**

### **Table 13. '54x Instruction Set Opcodes**



† Values for words and cycles assume the use of DARAM for data. Add one word and one cycle when using long-offset indirect addressing or absolute addressing with a single data-memory operand.

‡ Delayed Instruction

§ Condition true



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **instruction set summary (continued)**

### **Table 13. '54x Instruction Set Opcodes (Continued)**



† Values for words and cycles assume the use of DARAM for data. Add one word and one cycle when using long-offset indirect addressing or absolute addressing with a single data-memory operand.

‡ Delayed Instruction

§ Condition true



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **instruction set summary (continued)**

### **Table 13. '54x Instruction Set Opcodes (Continued)**



† Values for words and cycles assume the use of DARAM for data. Add one word and one cycle when using long-offset indirect addressing or absolute addressing with a single data-memory operand.

‡ Delayed Instruction

§ Condition true



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **instruction set summary (continued)**

### **Table 13. '54x Instruction Set Opcodes (Continued)**



† Values for words and cycles assume the use of DARAM for data. Add one word and one cycle when using long-offset indirect addressing or absolute addressing with a single data-memory operand.

‡ Delayed Instruction

§ Condition true



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **instruction set summary (continued)**

### **Table 13. '54x Instruction Set Opcodes (Continued)**



† Values for words and cycles assume the use of DARAM for data. Add one word and one cycle when using long-offset indirect addressing or absolute addressing with a single data-memory operand.

‡ Delayed Instruction

§ Condition true

SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **instruction set summary (continued)**

### **Table 13. '54x Instruction Set Opcodes (Continued)**



† Values for words and cycles assume the use of DARAM for data. Add one word and one cycle when using long-offset indirect addressing or absolute addressing with a single data-memory operand.

‡ Delayed Instruction

§ Condition true



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **development support**

Texas Instruments offers an extensive line of development tools for the '54x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of '54x-based applications:

#### **Software Development Tools:**

Assembler/Linker **Simulator** Optimizing ANSI C compiler Application algorithms C/Assembly debugger and code profiler

#### **Hardware Development Tools:**

Extended development system  $(XDS^{\mathsf{TM}})$  emulator (supports '54x multiprocessor system debug) '54x EVM (Evaluation Module) '54x DSK (DSP Starter Kit)

The TMS320 Family Development Support Reference Guide (SPRU011) contains information about development support products for all TMS320 family member devices, including documentation. Refer to this document for further information about TMS320 documentation or any other TMS320 support products from Texas Instruments. There is an additional document, the TMS320 Third Party Support Reference Guide (SPRU052), which contains information about TMS320-related products from other companies in the industry. To receive copies of TMS320 literature, contact the Literature Response Center at 800/477-8924.

See Table 14 for complete listings of development support tools for the '54x. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.



### **Table 14. Development Support Tools**

† Includes XDS510 board and JTAG emulation cable; TMDS32401L0 C-source debugger conversion software not included

‡ Includes XDS510WS box, SCSI cable, power supply, and JTAG emulation cable; TMDS32406L0 C-source debugger conversion software not included

PC-DOS and OS/2 are trademarks of International Business Machines Corp.

SPARC is a trademark of SPARC International, Inc. WIN is a trademark of Microstate Corporation.

XDS, XDS510, and XDS510WS are trademarks of Texas Instruments Incorporated.



#### SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **device and development support tool nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- **TMS** Fully-qualified production device

Support tool development evolutionary flow:

- **TMDX** Development support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development support product

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been characterized fully, and the quality and reliability of the device has been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZ, PGE, PBK, or GGU) and temperature range (for example, L). Figure 10 provides a legend for reading the complete device name for any TMS320 family member.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999







SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **documentation support**

Extensive documentation supports all TMS320 family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's guides for all devices; development support tools; and hardware and software applications.

The four-volume TMS320C54x DSP Reference Set (literature number [SPRU210\)](http://www-s.ti.com/sc/techlit/spru210) consists of:

- Volume 1: CPU and Peripherals (literature number [SPRU131\)](http://www-s.ti.com/sc/techlit/spru131)
- Volume 2: Mnemonic Instruction Set (literature number [SPRU172\)](http://www-s.ti.com/sc/techlit/spru172)
- Volume 3: Algebraic Instruction Set (literature number [SPRU179](http://www-s.ti.com/sc/techlit/spru179))
- Volume 4: Applications Guide (literature number [SPRU173](http://www-s.ti.com/sc/techlit/spru173))

The reference set describes in detail the '54x TMS320 products currently available and the hardware and software applications, including algorithms, for fixed-point TMS320 devices.

For general background information on DSPs and TI devices, see the three-volume publication Digital Signal Processing Applications with the TMS320 Family (literature numbers [SPRA012,](http://www-s.ti.com/sc/techlit/spra012) [SPRA016](http://www-s.ti.com/sc/techlit/spra016), and [SPRA017](http://www-s.ti.com/sc/techlit/spra017)).

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, Details on Signal Processing, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service (BBS) provides access to information pertaining to the TMS320 family, including documentation, source code and object code for many DSP algorithms and utilities. The BBS can be reached at 281/274-2323.

Information regarding TI DSP products is also available on the Worldwide Web at http://www.ti.com uniform resource locator (URL).



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **electrical characteristics and operating conditions — 'C541, 'C542**

### **absolute maximum ratings over specified temperature range (unless otherwise noted)†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 $\ddagger$  All voltage values are with respect to VSS.

### **recommended operating conditions**



Refer to Figure 11 for 5-V device test load circuit values.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **electrical characteristics and operating conditions — 'C541, 'C542 (continued)**

### **electrical characteristics over recommended operating case temperature range (unless otherwise noted)**



<sup>†</sup> All typical values are at  $V_{DD}$  = 5 V, T<sub>C</sub> =  $25^{\circ}$ C.

‡ All input and output voltage levels except RS, INT0–INT3, NMI, CNT, X2/CLKIN, CLKMD0–CLKMD3 are TTL-compatible.

 $\S$  Clock mode: PLL  $\times$  1 with external source

¶ This value was obtained with 50% usage of MAC and 50% usage of NOP instructions. Actual operating current varies with program being executed.

 $#$  This value was obtained with single-cycle external writes, CLKOFF = 0 and load = 15 pF. For more details on how this calculation is performed, refer to the Calculation of TMS320C54x Power Dissipation application report (literature number SPRA164).

|| HPI input signals except for HPIENA.

 $\angle$ ∀IL(MIN) ≤ VI ≤ VIL(MAX) or VIH(MIN) ≤ VI ≤ VIH(MAX)



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **PARAMETER MEASUREMENT INFORMATION**

### **timing parameter symbology**

Timing parameter symbols used are created in accordance with JEDEC Standard 100-A. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowercase subscripts and their meanings: Letters and symbols and their meanings:





- 
- 
- Z High impedance

#### **signal transition reference points**

All timing references are made at a voltage of 1.5 volts, except rise and fall times which are referenced at the 10% and 90% points of the specified low and high logic levels, respectively.



Where:  $I_{\text{OL}}$  = 2 mA (all outputs)  $I_{OH}$  = 300 µA (all outputs)  $V_{\text{Load}} = 1.5 V$ <br>C<sub>T</sub> = 40 pF  $=$  40 pF typical load circuit capacitance.

**Figure 11. 5-V Test Load Circuit**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **electrical characteristics and operating conditions — 'LC54x, 'VC54x**

See Table 1, Characteristics of the '54x Processors, for specific device applicability.

### **absolute maximum ratings over specified temperature range (unless otherwise noted)†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 $\ddagger$  All voltage values are with respect to VSS.

### **recommended operating conditions**



Refer to Figure 12 for 3.3-V device test load circuit values.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **electrical characteristics and operating conditions — 'LC54x, 'VC54x (continued)**

See Table 1, Characteristics of the '54x Processors, for specific device applicability.

### **electrical characteristics over recommended operating case temperature range (unless otherwise noted)**



† All values are typical unless otherwise specified.

‡ All input and output voltage levels except RS, INT0–INT3, NMI, CNT, X2/CLKIN, CLKMD0–CLKMD3 are LVTTL-compatible.

§ Clock mode: PLL  $\times$  1 with external source

¶ This value was obtained with 50% usage of MAC and 50% usage of NOP instructions. Actual operating current varies with program being executed.

# This value was obtained with single-cycle external writes, CLKOFF = 0 and load = 15 pF. For more details on how this calculation is performed, refer to the Calculation of TMS320C54x Power Dissipation application report (literature number SPRA164).

|| HPI input signals except for HPIENA.

 $\angle$ ∀IL(MIN) ≤ VI ≤ VIL(MAX) or VIH(MIN) ≤ VI ≤ VIH(MAX)



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**Figure 12. 3.3-V Test Load Circuit**



#### SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **internal oscillator with external crystal**

The internal oscillator is enabled by selecting the appropriate clock mode at reset (this is device dependent – see PLL section) and connecting a crystal or ceramic resonator across X1 and X2/CLKIN. The CPU clock frequency is one-half the crystal's oscillation frequency following reset. After reset, the clock mode of the devices with the software PLL can also be changed to divide-by-four.

The crystal should be in fundamental mode operation and parallel resonant with an effective series resistance of 30ohms and power dissipation of 1 mW. The connection of the required circuit, consisting of the crystal and two load capacitors, is shown in Figure 13. The load capacitors,  $C_1$  and  $C_2$ , should be chosen such that the equation below is satisfied.  $C_L$  in the equation is the load specified for the crystal.

$$
C_{L} = \frac{C_{1}C_{2}}{(C_{1} + C_{2})}
$$

#### **recommended operating conditions (see Figure 13)**



† This device utilizes a fully static design and therefore can operate with  $t_{C(C)}$  approaching ∞. The device is characterized at frequencies approaching 0 Hz.

‡ It is recommended that the PLL clocking option be used for maximum frequency operation.



#### **Figure 13. Internal Divide-by-Two Clock Option With External Crystal**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **divide-by-two/divide-by-four clock option – PLL disabled**

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in the clock generator section.

When an external clock source is used, the frequency injected must conform to specifications listed in the timing requirements table.

### **switching characteristics over recommended operating conditions [H = 0.5tc(CO)] (see Figure 13 and Figure 14, and the recommended operating conditions table)**



† This device utilizes a fully static design and therefore can operate with  $t<sub>C</sub>(C<sub>l</sub>)$  approaching ∞. The device is characterized at frequencies approaching 0 Hz.

‡ It is recommended that the PLL clocking option be used for maximum frequency operation.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **divide-by-two/divide-by-four clock option – PLL disabled (continued)**

### **timing requirements for divide-by-two/divide-by-four clock option – PLL disabled (see Figure 14)**



† This device utilizes a fully static design and therefore can operate with  $t<sub>C</sub>(C|)$  approaching ∞. The device is characterized at frequencies approaching 0 Hz.

‡ It is recommended that the PLL clocking option be used for maximum frequency operation.



**Figure 14. External Divide-by-Two Clock Timing**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **multiply-by-N clock option – PLL enabled**

The frequency of the reference clock provided at the X2/CLKIN pin can be multiplied by a factor of N to generate the internal machine cycle. The selection of the clock mode and the value of N is described in the clock generator section.

When an external clock source is used, the frequency injected must conform to specifications listed in the timing requirements table.

#### **switching characteristics over recommended operating conditions for multiply-by-N clock option – PLL enabled [H = 0.5tc(CO)] (see Figure 13 and Figure 15, and the recommended operating conditions table)**





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **multiply-by-N clock option – PLL enabled (continued)**

### **timing requirements for multiply-by-N clock option – PLL enabled (see Figure 15)**



 $\dagger$  Note that for all values of  $t_{C(CI)}$ , the minimum  $t_{C(CO)}$  period must not be exceeded.



**Figure 15. External Multiply-by-One Clock Timing**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing**

### **switching characteristics over recommended operating conditions for a memory read (MSTRB = 0)†‡ (see Figure 16)**



 $\dagger$  Address,  $\overline{\mathrm{PS}}$ , and  $\overline{\mathrm{DS}}$  timings are all included in timings referenced as address.

‡ See Table 15, Table 16, and Table 17 for address bus timing variation with load capacitance.

§ In the case of a memory read preceded by a memory read

¶ In the case of a memory read preceded by a memory write



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**

# **timing requirements for a memory read (MSTRB = 0) [H = 0.5 tc(CO)]†‡ (see Figure 16)**



† Address, PS, and DS timings are all included in timings referenced as address.

‡ See Table 15, Table 16, and Table 17 for address bus timing variation with load capacitance.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**



**Figure 16. Memory Read (MSTRB = 0)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**





† Address, PS, and DS timings are all included in timings referenced as address.

‡ See Table 15, Table 16, and Table 17 for address bus timing variation with load capacitance.

§ In the case of a memory write preceded by a memory write.

¶ In the case of a memory write preceded by an I/O cycle.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**



**Figure 17. Memory Write (MSTRB = 0)**


SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**

**switching characteristics over recommended operating conditions for a parallel I/O port read (IOSTRB†‡ (see Figure 16)**



† Address and IS timings are included in timings referenced as address.

‡ See Table 15, Table 16, and Table 17 for address bus timing variation with load capacitance.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**

# **timing requirements for a parallel I/O port read (IOSTRB = 0) [H = 0.5 tc(CO)]†‡ (see Figure 18)**



† Address and IS timings are included in timings referenced as address.

‡ See Table 15, Table 16, and Table 17 for address bus timing variation with load capacitance.







SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**



**switching characteristics over recommended operating conditions for a parallel I/O port write (IOSTRB = 0) [H = 0.5 tc(CO)] (see Figure 19)†**

† See Table 15, Table 16, and Table 17 for address bus timing variation with load capacitance.

‡ Address and IS timings are included in timings referenced as address.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **memory and parallel I/O interface timing (continued)**



**I/O timing variation with load capacitance: SPICE simulation results**



**Figure 20. Rise and Fall Time Diagram**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **I/O timing variation with load capacitance: SPICE simulation results (continued)**



### **Table 15. Timing Variation With Load Capacitance: [2.7 V] 10% – 90%**

**Table 16. Timing Variation With Load Capacitance: [3 V] 10% – 90%**

|                 | <b>WEAK</b> |             | <b>NOMINAL</b> |             | <b>STRONG</b> |             |
|-----------------|-------------|-------------|----------------|-------------|---------------|-------------|
|                 | <b>RISE</b> | <b>FALL</b> | <b>RISE</b>    | <b>FALL</b> | <b>RISE</b>   | <b>FALL</b> |
| 0 <sub>pF</sub> | $0.436$ ns  | 0.387 ns    | 0.398 ns       | $0.350$ ns  | $0.345$ ns    | $0.290$ ns  |
| 10pF            | 1.349 ns    | $1.185$ ns  | $1.240$ ns     | $1.064$ ns  | 1.092 ns      | $0.964$ ns  |
| 20 pF           | 2.273 ns    | 1.966 ns    | 2.098 ns       | 1.794 ns    | 1.861 ns      | $1.634$ ns  |
| 30 pF           | 3.226 ns    | 2.765 ns    | 2.974 ns       | 2.539 ns    | 2.637 ns      | 2.324 ns    |
| 40 pF           | 4.168 ns    | 3.573 ns    | 3.849 ns       | 3.292 ns    | 3.406 ns      | 3.013 ns    |
| 50 pF           | 5.110 ns    | 4.377 ns    | 4.732 ns       | 4.052 ns    | 4.194 ns      | 3.710 ns    |
| 60 pF           | 6.033 ns    | 5.230 ns    | 5.660 ns       | 4.811 ns    | 5.005 ns      | 4.401 ns    |
| 70 pF           | 7.077 ns    | 5.997 ns    | 6.524 ns       | 5.601 ns    | 5.746 ns      | 5.117 ns    |
| 80 pF           | 8.020 ns    | 6.899 ns    | 7.416 ns       | 6.336 ns    | 6.559 ns      | 5.861 ns    |
| 90 pF           | 8.917 ns    | 7.709 ns    | 8.218 ns       | 7.124 ns    | 7.323 ns      | 6.498 ns    |
| 100pF           | 9.885 ns    | 8.541 ns    | 9.141 ns       | 7.830 ns    | 8.101 ns      | 7.238 ns    |



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **I/O timing variation with load capacitance: SPICE simulation results (continued)**



### **Table 17. Timing Variation With Load Capacitance: [3.3 V] 10% – 90% [3 V] 10% – 90%**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **ready timing for externally generated wait states**





† The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states. ‡ These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**Figure 21. Memory Read With Externally Generated Wait States**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**Figure 22. Memory Write With Externally Generated Wait States**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**Figure 23. I/O Read With Externally Generated Wait States**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**Figure 24. I/O Write With Externally Generated Wait States**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **HOLD and HOLDA timing**

### **switching characteristics over recommended operating conditions for memory control signals and HOLDA [H = 0.5 tc(CO)] (see Figure 25)**



### timing requirements for  $\overline{HOLD}$  [H = 0.5  $t_{c(CO)}$ ] (see Figure 25)





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**Figure 25. HOLD and HOLDA Timing (HM = 1)**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **reset, BIO, interrupt, and MP/MC timings**





† The external interrupts (INT0–INT3, NMI) are synchronized to the core CPU by way of a two flip-flop synchronizer which samples these inputs with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is corresponding to three CLKOUTs sampling sequence.

‡ If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50 µs to assure synchronization and lock-in of the PLL.

§ Divide-by-two mode

¶ Note that RS may cause a change in clock frequency, therefore changing the value of H (see the PLL section).



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

**instruction acquisition (IAQ), interrupt acknowledge (IACK), external flag (XF), and TOUT timing**

#### **switching characteristics over recommended operating conditions for IAQ and IACK [H = 0.5 tc(CO)] (see Figure 29)**





**Figure 29. Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timing**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

**instruction acquisition (IAQ), interrupt acknowledge (IACK), external flag (XF), and TOUT timing (continued)**

**switching characteristics over recommended operating conditions for external flag (XF) and TOUT [H = 0.5 tc(CO)] (see Figure 30 and Figure 31)**





**Figure 30. External Flag (XF) Timing**



**Figure 31. TOUT Timing**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **serial port receive timing**

### **timing requirements for serial port receive [H = 0.5 tc(CO)] (see Figure 32)**



T The serial port design is fully static and, therefore, can operate with t<sub>C</sub>(SCK) approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.



**Figure 32. Serial Port Receive Timing**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **serial port transmit timing**

#### **switching characteristics over recommended operating conditions for serial port transmit with external clocks and frames (see Figure 33)**



### **timing requirements for serial port transmit with external clocks and frames [H = 0.5tc(CO)] (see Figure 33)**



† The serial port design is fully static and, therefore, can operate with  $t<sub>C</sub>(SCK)$  approaching  $\infty$ . It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

‡ If the FSX pulse does not meet this specification, the first bit of serial data is driven on DX until the falling edge of FSX. After the falling edge of FSX, data is shifted out on DX pin. The transmit buffer-empty interrupt is generated when the t<sub>h</sub>(FSX) and <sup>t</sup>h(FSX)H specification is met.

NOTE 1: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX always are defined depending on the source of FSX, and CLKX timings always are dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX.



**Figure 33. Serial Port Transmit Timing With External Clocks and Frames**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **serial port transmit timing (continued)**

### **switching characteristics over recommended operating conditions for serial port transmit with internal clocks and frames [H = 0.5tc(CO)] (see Figure 34)**





**Figure 34. Serial Port Transmit Timing With Internal Clocks and Frames**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **buffered serial port receive timing**

### **timing requirements for buffered serial port receive (see Figure 35)**



 $\dagger$  The serial port design is fully static and therefore can operate with  $t_{C(SCK)}$  approaching infinity. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

‡ First bit is read when BFSR is sampled low by BCLKR clock.

NOTE 2: Timings for BCLKR and BFSR are given with polarity bits (BCLKP and BFSP) set to 0.



**Figure 35. Buffered Serial Port Receive Timing**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **buffered serial port transmit timing of external frames**

#### **switching characteristics over recommended operating conditions for buffered serial port transmit of external frames (see Figure 36)**



### **timing requirements for buffered serial port transmit of external frames (see Figure 36)**



 $\dagger$  The serial port design is fully static and therefore can operate with t<sub>C(SCK)</sub> approaching infinity. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

‡ If BFSX does not meet this specification, the first bit of the serial data is driven on BDX until BFSX goes low (sampled on falling edge of BCLKX). After falling edge of the BFSX, data will be shifted out on the BDX pin.

NOTES: 3. Internal clock with external BFSX and vice versa are also allowable. However, BFSX timings to BCLKX always are defined depending on the source of BFSX, and BCLKX timings always are dependent upon the source of BCLKX.

4. Timings for BCLKX and BFSX are given with polarity bits (BCLKP and BFSP) set to 0.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



### **buffered serial port transmit timing of external frames (continued)**





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **buffered serial port transmit timing of internal frame and internal clock**





NOTES: 3. Internal clock with external BFSX and vice versa are also allowable. However, BFSX timings to BCLKX always are defined depending on the source of BFSX, and BCLKX timings always are dependent upon the source of BCLKX.

4. Timings for BCLKX and BFSX are given with polarity bits (BCLKP and BFSP) set to 0.



**Figure 37. Buffered Serial Port Transmit Timing of Internal Clocks and Internal Frames**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **serial-port receive timing in TDM mode**

#### **timing requirements for serial-port receive in TDM mode [H = 0.5tc(CO)] ('542/'543 only) (see Figure 38)**



 $\dagger$  The serial-port design is fully static and, therefore, can operate with  $t_{C(SCK)}$  approaching infinity. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

‡ TFRM timing and waveforms shown in Figure 38 are for external TFRM. TFRM can also be configured as internal. The TFRM internal case is illustrated in the transmit timing diagram in Figure 39.

#### **timing requirements for serial-port receive in TDM mode [H = 0.5tc(CO)] ('54x devices other than '542/'543) (see Figure 38)**



 $\dagger$  The serial-port design is fully static and, therefore, can operate with  $t_{C}(SCK)$  approaching infinity. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

‡ TFRM timing and waveforms shown in Figure 38 are for external TFRM. TFRM can also be configured as internal. The TFRM internal case is illustrated in the transmit timing diagram in Figure 39.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **serial-port receive timing in TDM mode (continued)**



† All devices except '542/'543 ‡ '542/'543 only





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **serial-port transmit timing in TDM mode**

### **switching characteristics over recommended operating conditions for serial-port transmit in TDM mode [H = 0.5tc(CO)] (see Figure 39)**



† TFRM timing and waveforms shown in Figure 39 are for internal TFRM. TFRM can also be configured as external. The TFRM external case is illustrated in the receive timing diagram in Figure 38.

### **switching characteristics over recommended operating conditions for serial-port transmit in TDM mode [H = 0.5tc(CO)] (see Figure 39)**



† TFRM timing and waveforms shown in Figure 39 are for internal TFRM. TFRM can also be configured as external. The TFRM external case is illustrated in the receive timing diagram in Figure 38.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **serial-port transmit timing in TDM mode (continued)**

# **timing requirements for serial-port transmit in TDM mode [H = 0.5tc(CO)] (see Figure 39)**



† When SCK is generated internally, this value is typical.

 $\ddagger$  The serial-port design is fully static and, therefore, can operate with t<sub>C(SCK)</sub> approaching  $\infty$ . It is characterized approaching an input frequency of 0 Hz but tested as a much higher frequency to minimize test time.



**Figure 39. Serial-Port Transmit Timing in TDM Mode**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **host-port interface timing**

### **switching characteristics over recommended operating conditions for host-port interface [H = 0.5tc(CO)] (see Note 5, Note 6, and Figure 40 through Figure 43)**



† Host-only mode timings apply for read accesses to HPIC or HPIA, write accesses to BOB, and resetting DSPINT or HINT to 0 in shared-access mode. HRDY does not go low for these accesses.

‡ Shared-access mode timings will be met automatically if HRDY is used.

NOTES: 5. SAM = shared-access mode, HOM = host-only mode

HAD stands for HCNTRL0, HCNTRL1, and HR/W.

HDS refers to either HDS1 or HDS2. DS refers to the logical OR of HCS and HDS.

6. On host read accesses to the HPI, the setup time of HD before  $\overline{DS}$  rising edge depends on the host waveforms and cannot be specified here.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

#### **host-port interface timing (continued)**

### **timing requirements for host-port interface [H = 0.5tc(CO)] (see Note 5 and Figure 40 through Figure 43)**



† A host not using HRDY should meet the 10H requirement all the time unless a software handshake is used to change the access rate according to the HPI mode.

‡ Must only be met if HAS is going low when not accessing the HPI (as would be the case where multiple devices are being driven by one host). NOTE 5: SAM = shared-access mode, HOM = host-only mode

HAD stands for HCNTRL0, HCNTRL1, and HR/W.

HDS refers to either HDS1 or HDS2.

DS refers to the logical OR of HCS and HDS.



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**Figure 40. Read/Write Access Timings Without HRDY or HAS**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **host-port interface timing (continued)**



**Figure 41. Read/Write Access Timings Using HAS Without HRDY**



SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999



**host-port interface timing (continued)**





SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

### **host-port interface timing (continued)**



**Figure 43. HRDY Signal When HCS is Always Low**





### **PACKAGING INFORMATION**





# **PACKAGE OPTION ADDENDUM**






**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

www.ti.com 1-Jan-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MPBG021C – DECEMBER 1996 – REVISED MAY 2002



- NOTES: A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice
	- C. MicroStar BGA<sup>™</sup> configuration

MicroStar BGA is a trademark of Texas Instruments Incorporated.



PBK (S-PQFP-G120)

PLASTIC QUAD FLATPACK



- А. All linear dimensions are in millimeters. This drawing is subject to change without notice. **B.** 
	- C. Falls within JEDEC MS-026



# **MECHANICAL DATA**

MTQF017A – OCTOBER 1994 – REVISED DECEMBER 1996

### **PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK**



- NOTES: A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice.
	- C. Falls within JEDEC MS-026



PBK (S-PQFP-G128)

PLASTIC QUAD FLATPACK



- А. All linear dimensions are in millimeters. This drawing is subject to change without notice. **B.** 
	- C. Falls within JEDEC MS-026





NOTES: А. All linear dimensions are in millimeters.

- **B.** This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996

### **PZ (S-PQFP-G100) PLASTIC QUAD FLATPACK**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026





### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES**

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <http://www.ti.com/sc/docs/stdterms.htm>), [evaluation](http://www.ti.com/lit/pdf/SSZZ027) [modules](http://www.ti.com/lit/pdf/SSZZ027), and samples [\(http://www.ti.com/sc/docs/sampterms.htm\)](http://www.ti.com/sc/docs/sampterms.htm).

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated