

## TUSB551 1.8-V USB 3.0 Single Channel Re-Driver with Equalization


### 1 Features

- USB3.0 SuperSpeed Re-Driver with 1.8 V Power Supply
- Ultra Low-Power Architecture:
  - Active: <130 mW
  - U2/U3: <22 mW
  - < 8mW with No Connection
- Optimal Receiver Equalization:
  - 3/6/9 dB
- Superior Drive Performance
- Automatic LFPS De-Emphasis Control To Meet USB 3.0 Certification Requirements
- No Host/Device-Side Requirement
- Small Package Options
- Hot-Plug Capable
- ESD protection exceeds > ±4kV HBM
- -40°C to 85°C Industrial Temperature Range

### 2 Applications

- Cell Phones
- Tablets
- Docking Stations
- Televisions
- Active Cables
- Backplanes

### 4 Simplified Schematic




### 3 Description

The TUSB551 is a 4th-generation USB3.0 SuperSpeed (SS) re-driver that features a 1.8V power supply with low consumption, superior output drive performance, and automatic LFPS De-Emphasis control for full USB 3.0 compliance. The re-driver offers selectable gain settings in the equalizer to account for channel loss. These settings are controlled by the EQ terminal. To compensate for downstream transmission line losses, the output driver supports configuration of De-Emphasis and Output Swing (terminals DE and OS). These settings allow optimal performance, increased signaling distance, and flexibility in placement of the TUSB551 in the SuperSpeed USB path.

#### Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
TUSB551RWBR	X2QFN (12)	1.6mm x 1.6mm



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>9</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Overview .....	9
<b>3 Description</b> .....	<b>1</b>	8.2 Functional Block Diagram .....	9
<b>4 Simplified Schematic</b> .....	<b>1</b>	8.3 Feature Description .....	9
<b>5 Revision History</b> .....	<b>2</b>	8.4 Device Functional Modes .....	10
<b>6 Terminal Configuration and Functions</b> .....	<b>3</b>	<b>9 Applications and Implementation</b> .....	<b>11</b>
<b>7 Specifications</b> .....	<b>4</b>	9.1 Application Information .....	11
7.1 Absolute Maximum Ratings .....	4	9.2 Typical Application .....	11
7.2 Handling Ratings .....	4	<b>10 Power Supply Recommendations</b> .....	<b>13</b>
7.3 Recommended Operating Conditions .....	4	<b>11 Layout</b> .....	<b>13</b>
7.4 Thermal Information .....	4	11.1 Layout Guidelines .....	13
7.5 Power Supply Electrical Characteristics .....	5	11.2 Layout Example .....	14
7.6 DC Electrical Characteristics .....	5	<b>12 Device and Documentation Support</b> .....	<b>15</b>
7.7 AC Electrical Characteristics .....	5	12.1 Trademarks .....	15
7.8 Timing Requirements/Timing Diagrams .....	6	12.2 Electrostatic Discharge Caution .....	15
7.9 Switching Characteristics .....	8	12.3 Glossary .....	15
7.10 Typical Characteristics .....	8	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>15</b>


## 5 Revision History

### Changes from Original (March 2014) to Revision A

Page

• Changed from PRODUCT PREVIEW to PRODUCTION DATA .....	<b>1</b>
---	----------

## 6 Terminal Configuration and Functions



**Terminal Functions**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
VCC	1	Power	1.8 V Power Supply.
GND	2	GND	Ground.
RXP	3	Differential input	Differential input for 5Gbps SuperSpeed positive signals.
RXN	4	Differential input	Differential input for 5Gbps SuperSpeed negative signals.
NC	5, 9, 10		Not internally connected
OS	6	CMOS Input	Sets output swing on the TX. 2-state input with integrated pull-up and pull-down resistors.
EQ	7	CMOS Input	Sets equalizer gain on the RX. 3-state input with integrated pull-up and pull-down resistors.
DE	8	CMOS Input	Sets output de-emphasis on the TX. 3-state input with integrated pull-up and pull-down resistors.
TXN	11	Differential output	Differential output for 5Gbps SuperSpeed negative signals.
TXP	12	Differential output	Differential output for 5Gbps SuperSpeed positive signals.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.3	2.3	V
	Voltage range at any input or output terminal	Differential I/O	1.5	V
		CMOS Inputs	2.3	
T <sub>J</sub>	Maximum junction temperature		105	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

		MIN	MAX	UNIT
T <sub>STG</sub>	Storage temperature	-65	150	°C
ESD	Electrostatic discharge	Human Body Model (all terminals) <sup>(1)</sup>	±4	kV
		Charged-device model (all terminals) <sup>(2)</sup>	±1250	V

- (1) Tested in accordance with JEDEC Standard 22, Test Method A114-B.  
 (2) Tested in accordance with JEDEC Standard 22, Test Method C101-A.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Main power supply	1.62	1.8	1.98	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C
C <sub>AC</sub>	AC coupling capacitor	75	100	200	nF

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TUSB551	UNIT
		RWB PACKAGE	
		12 TERMINALS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	175.2	°C/W
θ <sub>JCTop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	71.5	
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(4)</sup>	40.5	
ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	2.5	
ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	40.5	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).  
 (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.  
 (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.  
 (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.  
 (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).  
 (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).

## 7.5 Power Supply Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC-ACTIVE</sub>	Average active current	Link in U0 with SuperSpeed data transmission; OS = Low; DE = Low		71.65		mA
		Link in U0 with SuperSpeed data transmission; OS = Floating; DE = Low		82.35		
I <sub>CC-IDLE</sub>	Average current in idle state	Link has some activity, not in U1; OS = Low		35		mA
I <sub>CC-U2U3</sub>	Average current in U2/U3	Link in U2 or U3		12.20		mA
I <sub>CC-NC</sub>	Average current with no connection	No SuperSpeed device is connected to TXP/TXN		4.3		mA

## 7.6 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>3-State CMOS Inputs (EQ, DE)</b>						
V <sub>IH</sub>	High-level input voltage		V <sub>CC</sub> * 0.8			V
V <sub>IM</sub>	Mid-level input voltage			V <sub>CC</sub> / 2		V
V <sub>IL</sub>	Low-level input voltage				V <sub>CC</sub> * 0.2	V
V <sub>F</sub>	Floating voltage	V <sub>IN</sub> = High impedance		V <sub>CC</sub> / 2		V
R <sub>PU</sub>	Internal pull-up resistance			105		kΩ
R <sub>PD</sub>	Internal pull-down resistance			105		kΩ
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = 1.98V			26	μA
I <sub>IL</sub>	Low-level input current	V <sub>IN</sub> = GND	-26			μA
<b>2-State CMOS Inputs (OS)</b>						
V <sub>IL</sub>	Low-level input voltage		V <sub>CC</sub> * 0.8			V
V <sub>IM</sub>	Mid-level input voltage			V <sub>CC</sub> /2		V
V <sub>F</sub>	Floating voltage	V <sub>IN</sub> = High Impedance		V <sub>CC</sub> /2		V
R <sub>PD</sub>	Internal pull-down resistance			105		Ω
I <sub>IM</sub>	Mid-level input current				26	μA
I <sub>IL</sub>	Low-level input current	V <sub>IN</sub> = GND	-26			μA

## 7.7 AC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Differential Receiver (RXP, RXN)</b>						
V <sub>CM-RX</sub>	Common-mode voltage bias in the receiver (DC)			0		V
Z <sub>RX-DIFF</sub>	Differential input impedance (DC)	Present after a SuperSpeed device is detected on TXP/TXN	72	91	120	Ω
Z <sub>RX-CM</sub>	Common-mode input impedance (DC)	Present after a SuperSpeed device is detected on TXP/TXN	18	24	30	Ω
Z <sub>RX-HIGH-IMP-DC-POS</sub>	Common-mode input impedance with termination disabled (DC)	Present when no SuperSpeed device is detected on TXP/TXN. Measured over the range of 0-500mV with respect to GND.	25	150		kΩ
V <sub>RX-LFPS-DET-DIFF-PP</sub>	Low Frequency Periodic Signaling (LFPS) detect threshold	Below the minimum is squelched.	100		300	mVpp
C <sub>RX</sub>	RX input capacitance to GND	At 2.5GHz		400		fF

## AC Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Differential Transmitter (TXP, TXN)</b>						
$V_{TX-DIFF-PP}$	Transmitter differential voltage swing (transition-bit) <sup>(1)</sup>	OS = Low, DE=Low		1050		mVpp
		OS = Floating, DE=Low		1200		
$V_{TX-DIFF-PP-LFPS}$	LFPS differential voltage swing	OS = Low, Floating	800		1200	mVpp
$V_{TX-DE-RATIO}$	Transmitter de-emphasis	DE = Low, OS = Floating		0		dB
		DE = Floating, OS = Floating	-3	-3.5	-4	
		DE = High, OS = Floating		-6		
$C_{TX}$	TX input capacitance to GND	At 2.5GHz			1.25	pF
$Z_{TX-DIFF}$	Differential impedance of the driver		80		120	$\Omega$
$Z_{TX-CM}$	Common-mode impedance of the driver	Measured with respect to AC ground over 0-500mV	20		30	$\Omega$
$I_{TX-SC}$	TX short circuit current	TX+/- shorted to GND			60	mA
$V_{CM-TX}$	Common-mode voltage bias in the transmitter (DC)		0.6		0.8	V
$V_{CM-TX-AC}$	AC common-mode voltage swing in active mode	Within U0 and within LFPS			100	mVpp
$V_{TX-IDLE-DIFF-AC-PP}$	Differential voltage swing during electrical idle	Tested with a high-pass filter	0		10	mVpp
$V_{TX-CM-\Delta U1-U0}$	Absolute delta of DC CM voltage during active and idle states				100	mV
$V_{TX-IDLE-DIFF-DC}$	DC electrical idle differential output voltage	Voltage must be low pass filtered to remove any AC component	0		10	mV
$V_{detect}$	Voltage change to allow receiver detect	Positive voltage to sense receiver termination			600	mV

 (1)  $V_{TX-DIFF-PP}$  is measured at the TX output with no load and no trace.

## 7.8 Timing Requirements/Timing Diagrams

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{READY}$	Time from power applied until RX termination	Apply 0V to VCC, connect SuperSpeed termination to TX $\pm$ , apply 1.8V to VCC, and measure when ZRX-DIFF is enabled.		52		ms
<b>Differential Transmitter (TXP, TXN)</b>						
$t_r, t_f$	Output rise/fall times (see <a href="#">Figure 3</a> )	20%-80% of differential voltage measured 1 inch from the output terminal		56		ps
$t_{RF-MM}$	Output rise/fall time mismatch	20%-80% of differential voltage measured 1 inch from the output terminal			2.6	ps




Figure 1. Propagation Delay Timing




Figure 2. Electrical Idle Mode Exit and Entry Delay Timing





Figure 3. Output Rise and Fall Times

### 7.9 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Differential Transmitter (TXP, TXN)</b>					
$T_{diff-LH}$ , $T_{diff-HL}$	Differential propagation delay times (see Figure 1)	De-Emphasis = -3.5dB Propagation delay between 50% level at input and output		278	ps
$t_{idleEntry}$ , $t_{idleExit}$	Idle entry and exit times (see Figure 2)		6		ns

### 7.10 Typical Characteristics





## 8 Detailed Description

### 8.1 Overview


When 5Gbps SuperSpeed USB signals travel across a PCB or cable, signal integrity degrades due to loss and inter-symbol interference. The TUSB551 recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. This extends the possible channel length, and enables systems to pass USB 3.0 compliance.

The TUSB551 advanced state machine makes it transparent to hosts and devices. After power up, the TUSB551 periodically performs receiver detection on the TX pair. If it detects a SuperSpeed USB receiver, the RX termination is enabled, and the TUSB551 is ready to re-drive.

The device's ultra low-power architecture operates at a 1.8V power supply and achieves enhanced performance. The receiver equalizer has three gain settings that are controlled by terminal EQ: 3 dB, 6 dB, and 9 dB. The equalization should be set based on amount of insertion loss in the channel before the TUSB551. Likewise, the output driver supports configuration of De-Emphasis and Output Swing (terminals DE and OS). The automatic LFPS De-Emphasis control further enables the system to be USB3.0 compliant.

The TUSB551 operates over the industrial temperature range of -40°C to 85°C in the 1.6mm x 1.6mm X2QFN package.

### 8.2 Functional Block Diagram




### 8.3 Feature Description

#### 8.3.1 Receiver Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system before the input of the TUSB551. The receiver overcomes these losses by attenuating the low frequency components of the signals with respect to the high frequency components. The proper gain setting should be selected to match the channel insertion loss before the input of the TUSB551.

#### 8.3.2 De-Emphasis Control and Output Swing

The differential driver output provides selectable de-emphasis and output swing control in order to achieve USB3.0 compliance. The TUSB551 offers a unique way to adjust output de-emphasis and transmitter swing based on the OS and DE terminals. The level of de-emphasis required in the system depends on the channel length after the output of the re-driver.

**Feature Description (continued)**

**Figure 10. Transmitter Differential Voltage, OS=Floating**
**8.3.3 Automatic LFPS Detection**

The TUSB551 features an intelligent low frequency periodic signaling (LFPS) controller. The controller senses the low frequency signals and automatically disables the driver de-emphasis, for full USB3.0 compliance.

**8.4 Device Functional Modes**
**8.4.1 Receiver Equalization Settings**

TERMINAL	DESCRIPTION	LOGIC STATE	GAIN
EQ	Equalization amount	Low	3 dB
		Floating (NC)	6 dB
		High	9 dB

**8.4.2 De-Emphasis Control Settings**

TERMINAL	INTERNAL TIE	LOGIC STATE	DE-EMPHASIS RATIO	
			FOR OS = LOW	FOR OS = FLOATING
DE	De-emphasis amount	Low	0 dB	0 dB
		Floating (NC)	-2 dB	-3.5 dB
		High	-4 dB	-6 dB

**8.4.3 Output Swing Control Settings**

TERMINAL	INTERNAL TIE	LOGIC STATE	OUTPUT DIFFERENTIAL VOLTAGE
OS	Output swing amplitude, DE = Low	Low	1050 mVpp
		Floating (NC)	1200 mVpp

## 9 Applications and Implementation

### 9.1 Application Information

One example of the TUSB551 used in a Host application on transmit and receive channels is shown below. The re-driver is needed on the transmit path to pass transmitter compliance due to loss between the Host and connector. The re-driver uses its equalization to recover the insertion loss and re-drive the signal with boosted swing down the remaining channel, through the USB3.0 cable, and into the device PCB. Additionally, the TUSB551 is needed on the receive channel for the Host to pass receiver jitter tolerance. The re-driver recovers the loss from the Device PCB, connector, and USB 3.0 cable and re-drives the signal going into the Host receiver. The equalization, output swing, and de-emphasis settings are dependent upon the type of USB3.0 signal path and end application.




Figure 11. Application for Host Systems

### 9.2 Typical Application

#### 9.2.1 Transmit and Receive Channels

The TUSB551 is placed in the transmitter channel and connected to a USB3 Type-A connector. This particular example shows the polarity swapped on the RXP/N and TXP/N differential pairs. The positive signal may be routed to RXN as long as the corresponding output, TXN, is routed to the positive terminal on the connector (SSTXP). This allows routing to be done without crossing the differential pair signals and using extra vias. The EQ and DE terminals must be pulled up, pulled down, or left floating depending on the amount of equalization or de-emphasis that is desired. The OS terminal must be pulled down or left floating depending on the required output swing. In this example, the EQ terminal is pulled low through a resistor and the OS and DE terminals are left floating.





Figure 12. Transmitter Channel Implementation with Differential Pair Polarity Swapped

## Typical Application (continued)

The TUSB551 is placed in the receiver channel and connected to a USB3 Type-A connector. This example shows the polarity matched, and the TUSB551 footprint is rotated so the trace routing of the differential pairs will not overlap. The EQ and DE terminals must be pulled up, pulled down, or left floating depending on the amount of equalization or de-emphasis that is desired. The OS terminal must be pulled down or left floating depending on the required output swing. In this example, the EQ and OS terminals are left floating and the DE terminal is pulled up through a resistor.



**Figure 13. Receive Channel Implementation**

### 9.2.1.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	100 mV to 1200 mV
Output Voltage Range	1050 mV to 1200 mV
Equalization	3, 6, 9 dB
De-Emphasis	0, -3.5, -6 dB (OS Floating)
VCC	1.8 V nominal supply

### 9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:


- Equalization (EQ) setting
- De-Emphasis (DE) setting
- Output Swing Amplitude (OS) setting

The equalization should be set based on the insertion loss in the pre-channel (channel before the TUSB551 device). The input voltage to the device is able to have a large range because of the receiver sensitivity and the available EQ settings. The EQ terminal can be pulled high through a resistor to VCC, low through a resistor to ground, or left floating. The application schematic above shows the implementation. See [Device Functional Modes](#) section for EQ values.

The De-Emphasis setting should be set based on the length and characteristics of the post channel (channel after the TUSB551 device). Output de-emphasis can be tailored using the DE terminal. This terminal should be pulled high through a resistor to VCC, low through a resistor to ground, or left floating. The application schematic above shows the implementation. See [Device Functional Modes](#) section for DE values.

The output swing setting can also be configured based on the amplitude needed to pass the compliance test. This setting will also be based on the length of interconnect or cable the TUSB551 is driving. This terminal should be pulled low through a resistor to ground or left floating. The application schematic above shows the implementation. See [Device Functional Modes](#) section for OS values.

### 9.2.1.3 Application Performance Plot



## 10 Power Supply Recommendations

This device is designed to operate with a 1.8V supply. If using a higher voltage system power supply such as VBUS, a voltage regulator can be used to step down to 1.8V. Decoupling capacitors may be used to reduce noise and improve power supply integrity.

## 11 Layout

### 11.1 Layout Guidelines


- The 100nF capacitors on the TXP and SSTXN nets should be placed close to the USB connector (Type A, Type B, and so forth).
- The ESD and EMI protection devices (if used) should also be placed as close as possible to the USB connector.
- Place voltage regulators as far away as possible from the differential pairs.
- In general, the large bulk capacitors associated with each power rail should be placed as close as possible to the voltage regulators.
- It is recommended that small decoupling capacitors for the 1.8V power rail be placed close to the TUSB551 as shown below.
- The SuperSpeed differential pair traces for RXP/N and TXP/N must be designed with a characteristic impedance of  $90\Omega \pm 10\%$ . The PCB stack-up and materials will determine the width and spacing needed for a characteristic impedance of  $90\Omega$ .
- The SuperSpeed differential pair traces should be routed parallel to each other as much as possible. It is recommended the traces be symmetrical.
- In order to minimize cross talk, it is recommended to keep high speed signals away from each other. Each pair should be separated by at least 5 times the signal trace width. Separating with ground will also help.

## Layout Guidelines (continued)

minimize cross talk.

- Route all differential pairs on the same layer adjacent to a solid ground plane.
- Do not route differential pairs over any plane split.
- Adding test points will cause impedance discontinuity and will therefore negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes stub on the differential pair.
- Avoid 90 degree turns in traces. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be  $\geq 135$  degrees. This will minimize any length mismatch caused by the bends and therefore minimize the impact bends have on EMI.
- Match the etch lengths of the differential pair traces. There should be less than 5 mils difference between a SS differential pair signal and its complement. The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.
- The etch lengths of the differential pair groups do not need to match (i.e. the length of the RXP/N pair to that of the TXP/N pair), but all trace lengths should be minimized.
- Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure that the same via type and placement are used for both signals in a pair. Any vias used should be placed as close as possible to the TUSB551 device.
- To ease routing, the polarity of the SS differential pairs can be swapped. This means that TXP can be routed to TXN or RXN can be routed to RXP.
- Do not place power fuses across the differential pair traces.

## 11.2 Layout Example



**Figure 15. TUSB551 PCB Layout Example**

## 12 Device and Documentation Support

### 12.1 Trademarks

All trademarks are the property of their respective owners.

### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB551RWBR	ACTIVE	X2QFN	RWB	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB551RWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.61	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB551RWBR	X2QFN	RWB	12	3000	213.0	191.0	35.0



4221631/B 07/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE STENCIL DESIGN

RWB0012A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.1 mm THICK STENCIL  
PADS 1,2,7 & 8  
96% PRINTED SOLDER COVERAGE BY AREA  
SCALE:50X

4221631/B 07/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated