SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

•	Members of the Texas Instruments <i>Widebus</i> ™ Family <i>EPIC</i> ™ (Enhanced-Performance Implanted	SN54AHCT16374 WD PACKAGE SN74AHCT16374 DGG, DGV, OR DL PACKAGE (TOP VIEW)
	CMOS) Process	
٠	Inputs Are TTL-Voltage Compatible	1Q1 2 47 1D1
•	Distributed V <sub>CC</sub> and GND Pins Minimize	1Q2 🛛 3 46 🗋 1D2
	High-Speed Switching Noise	GND 4 45 GND
•	Flow-Through Architecture Optimizes PCB	1Q3 45 44 1D3
	Layout	
•	Latch-Up Performance Exceeds 250 mA Per	$V_{CC}$ 7 42 $V_{CC}$
	JESD 17	
٠	ESD Protection Exceeds 2000 V Per	1Q6 9 40 1D6 GND 10 39 GND
	MIL-STD-883, Method 3015; Exceeds 200 V	GND   10 39   GND 1Q7   11 38   1D7
	Using Machine Model (C = 200 pF, R = 0)	1Q7 U 11 38 1D7 1Q8 U 12 37 U 1D8
•	Package Options Include Plastic Shrink	2Q1 13 36 2D1
	Small-Outline (DL), Thin Shrink	2Q2 14 35 2D2
	Small-Outline (DGG), and Thin Very	GND [ 15 34 ] GND
	Small-Outline (DGV) Packages and 380-mil	2Q3 🛛 16 33 🗍 2D3
	Fine-Pitch Ceramic Flat (WD) Package	2Q4 🛛 17 32 🕽 2D4
	Using 25-mil Center-to-Center Spacings	V <sub>CC</sub> [] 18 31 [] V <sub>CC</sub>
dooo	ription	2Q5 <b>[</b> 19 30 <b>[</b> 2D5
uesu	ription	2Q6 20 29 2D6
	The 'AHCT16374 devices are 16-bit	GND 21 28 GND
	edge-triggered D-type flip-flops with 3-state	2Q7 22 27 2D7
	outputs designed specifically for driving highly	2Q8 23 26 2D8
	capacitive or relatively low-impedance loads.	2 <mark>0E</mark> 24 25 2CLK

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHCT16374 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AHCT16374 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus

drivers, and working registers.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000


	FUNCTION TABLE (each 8-bit flip-flop)												
	INPUTS		OUTPUT										
OE	CLK	D	Q										
L	$\uparrow$	Н	н										
L	$\uparrow$	L	L										
L	H or L	Х	Q <sub>0</sub>										
н	Х	Х	Z										

## logic symbol<sup>†</sup>

1 <mark>0E</mark>	1	1EN		
1CLK	48	> C1		
2 <mark>0E</mark>	24	2EN		
2CLK	25	> C2		
ZOLK		Ĺ" _		
1D1	47	1D 1 ▽	2	1Q1
1D2	46		3	1Q2
1D3	44		5	1Q3
1D4	43		6	1Q4
1D5	41		8	1Q5
1D6	40		9	1Q6
1D7	38		11	1Q7
1D8	37		12	1Q8
2D1	36	2D 2 ▽	13	2Q1
2D2	35		14	2Q2
2D3	33		16	2Q3
2D4	32		17	2Q4
2D5	30		19	2Q5
2D6	29		20	2Q6
2D7	27		22	2Q7
2D8	26		23	2Q8
200				

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

	5 7 V 0.5 V 0 mA 0 mA 5 mA 5 mA 6 mA C/W C/W C/W
Storage temperature range, T <sub>stg</sub>	50°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 3)

		SN54AHC	T16374	SN74AHC	T16374	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	N	2		V
VIL	Low-level input voltage		\$ 0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current	20	-8		-8	mA
IOL	Low-level output current	0	8		8	mA
Δt/Δv	Input transition rise or fall rate	9	20		20	ns/V
ТА	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS337I – MARCH 1996 – REVISED FEBRUARY 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Τį	ן = 25°C	;	SN54AHC	T16374	SN74AHC	T16374	UNIT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Varia	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V	
VOH	I <sub>OH</sub> = –8 mA	4.5 V	3.94			3.8		3.8		v	
Ve	I <sub>OL</sub> = 50 μA	4.5 V			0.1		_0.1		0.1	V	
VOL	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	v	
lj	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1	4	±1*		±1	μΑ	
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND, $V_I = V_{IH}$ or $V_{IL}$	5.5 V			±0.25	UCY,	±2.5		±2.5	μΑ	
ICC	$V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$	5.5 V			4	20	40		40	μA	
$\Delta I C C^{\dagger}$	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35	4	1.5		1.5	mA	
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF	
Co	$V_{O} = V_{CC}$ or GND	5 V		3.5						pF	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0$  V.

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C MIN MAX		SN54AHCT16	6374	SN74AHC	UNIT	
				MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	6.5		6.5	ľ	6.5		ns
t <sub>su</sub>	Setup time, data before CLK1	2.5		2.5		2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	2.5		2.5		2.5		ns



SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	Т	Δ = 25°C	;	SN54AHC	T16374	SN74AHC	T16374	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
٤			C <sub>L</sub> = 15 pF	90*	140*		80*		110		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	85	130		75		75		IVITIZ
<sup>t</sup> PLH	CLK	Q	C <sub>I</sub> = 15 pF		6.5*	9.4*	1*	10.5*	1	10.5	ns
<sup>t</sup> PHL	ULK	Q	CL = 15 pr		6.5*	9.4*	1*	10.5*	1	10.5	115
<sup>t</sup> PZH	OE	Q	C <sub>I</sub> = 15 pF		6.5*	9.5*	1*	10.5*	1	10.5	ns
<sup>t</sup> PZL	ÛE	Q	0L = 15 pr		6.5*	9.5*	1*	10.5*	1	10.5	115
<sup>t</sup> PHZ	OE	Q	C <sub>1</sub> = 15 pF		6.2*	10.2*	1*	<b>F</b> 11*	1	11	ns
<sup>t</sup> PLZ	ÛE	Q	CL = 15 pF		6.2*	10.2*	15	11*	1	11	110
<sup>t</sup> PLH	CLK	Q	C <sub>I</sub> = 50 pF		7.3	10.4	70 0	11.5	1	11.5	ns
<sup>t</sup> PHL	OLK	Q	0L = 30 pi		7.1	10.4	04	11.5	1	11.5	
<sup>t</sup> PZH	OE	Q	$C_{1} = 50  \text{pF}$		6.2	10.5	<b>×</b> 1	11.5	1	11.5	ns
<sup>t</sup> PZL	ÛE	Q	0L = 30 pi		5.1	10.5	1	11.5	1	11.5	115
<sup>t</sup> PHZ	OE	Q	C <sub>I</sub> = 50 pF		7.1	11.2	1	12	1	12	ns
tPLZ	UE				7.9	11.2	1	12	1	12	115
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1**				1	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

### noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 4)

	PARAMETER	SN74	6374	UNIT	
		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.36	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.7		V
VIH(D)	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V


NOTE 4: Characteristics are for surface-mount packages only.

### operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load,	f = 1 MHz	27	pF



SCLS337I – MARCH 1996 – REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74AHCT16374DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374	Samples
SN74AHCT16374DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HF374	Samples
SN74AHCT16374DL	LIFEBUY	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374	
SN74AHCT16374DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT16374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AHCT16374DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHCT16374DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT16374DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AHCT16374DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74AHCT16374DLR	SSOP	DL	48	1000	367.0	367.0	55.0

#### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

### TUBE




### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AHCT16374DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGG0048A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.




## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated