

## STLD125N4F6AG

# Automotive N-channel 40 V, 2.4 mΩ typ., 120 A STripFET™ F6 Power MOSFET in a PowerFLAT™ 5x6 dual side cooling

Datasheet - preliminary data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID
STLD125N4F6AG	40 V	3.0 mΩ	120 A

- Designed for automotive applications
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### **Applications**

Switching applications

## **Description**

This device is an N-channel Power MOSFET developed using the STripFET  $^{\text{TM}}$  F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low  $R_{\text{DS}(\text{on})}$  in all packages.

Table 1: Device summary

Order code	Marking	Package	Packaging
STLD125N4F6AG	125	PowerFLAT™ 5x6 dual side cooling	Tape and reel

February 2016 DocID029009 Rev 1 1/12

Contents STLD125N4F6AG

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5X6 dual side cooling package information	9
5	Revisio	n history	11

STLD125N4F6AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit		
V <sub>DS</sub>	Drain-source voltage	40	V		
$V_{GS}$	Gate-source voltage	± 20	V		
I <sub>D</sub> <sup>(1)(2)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	120	Α		
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	101	Α		
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	480	Α		
P <sub>TOT</sub> <sup>(2)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	130	W		
TJ	T <sub>J</sub> Operating junction temperature range		°C		
T <sub>stg</sub>	Storage temperature range	age temperature range			

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-c</sub> top side	Thermal resistance junction-case top side	2.9	
Rthj-c bottom side	Thermal resistance junction-case bottom side	1.14	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter		Unit
l <sub>AV</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	90	Α
E <sub>AS</sub>	Single pulse avalanche energy ( $T_j = 25~^{\circ}C,~I_C = I_{AV},~V_{DD} = 16~V$ )	150	mJ

 $<sup>^{(1)}</sup>$ Limited by package.

 $<sup>\</sup>ensuremath{^{(2)}} The \ value \ is \ rated \ according \ to \ R_{thj\text{-}case} \ \ensuremath{^{bottom}} \ \ side.$ 

 $<sup>\</sup>ensuremath{^{(3)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(1)}</sup>$ When mounted on 1 inch<sup>2</sup> 2 Oz. Cu board, t  $\leq$  10 s

Electrical characteristics STLD125N4F6AG

## 2 Electrical characteristics

(T<sub>C</sub>= 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			>
	Zoro goto voltago Droin	$V_{GS} = 0 \text{ V}, V_{DS} = 16 \text{ V}$			1	μΑ
IDSS	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 16 \text{ V},$ Tj = 125 °C <sup>(1)</sup>			10	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	2		4	V
D	Static drain-source on-	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 75 A		2.4	3	mΩ
R <sub>DS(on)</sub>	resistance	$V_{GS} = 6.5 \text{ V}, I_D = 75 \text{ A}$		2.7	3.5	11122

#### Notes:

4/12

Table 6: Dynamic

Table of Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5600	1	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 10 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	890	ı	рF
Crss	Reverse transfer capacitance			560	-	рF
Qg	Total gate charge		-	91	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>DD</sub> = 32 V, I <sub>D</sub> = 75 A, V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for gate charge behavior")	-	28	-	nC
Q <sub>gd</sub>	Gate-drain charge	benavior)	-	27	-	nC

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	47	-	ns
t <sub>r</sub>	Rise time	$V_{DD} = 30 \text{ V}, I_D = 75 \text{ A R}_G = 30 \Omega,$	-	300	-	ns
t <sub>d(off)</sub>	Turn-off- delay time	V <sub>GS</sub> = 10 V (see Figure 13: "Test circuit for resistive load switching times")	-	255	-	ns
t <sub>f</sub>	Fall time		-	220	-	ns

 $<sup>^{(1)}\</sup>mbox{Defined}$  by design. Not subject to production test.

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		120	Α
I <sub>SDM</sub> <sup>(1)(2)</sup>	Source-drain current (pulsed)		-		480	Α
V <sub>SD</sub> (3)	Forward on voltage	V <sub>G</sub> S = 0 V, I <sub>SD</sub> = 90 A	-		1.2	٧
trr	Reverse recovery time		-	40		ns
Qrr	Reverse recovery charge	I <sub>SD</sub> = 90 A, di/dt = 100 A/μs, V <sub>DD</sub> = 20 V (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	41		nC
IRRM	Reverse recovery current		-	2		Α


#### Notes:


<sup>&</sup>lt;sup>(1)</sup>Limited by package.


<sup>&</sup>lt;sup>(2)</sup>Pulse width is limited by safe operating area


 $<sup>^{(3)}\</sup>text{Pulse}$  test: pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%


## 2.1 Electrical characteristics (curves)

















Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG1602167D4QA1LVTH I<sub>D</sub> = 1 mA 1.2 1.0 0.8 0.6 0.4 -75 175 T<sub>j</sub> (°C) -25 25 75 125







Test circuits STLD125N4F6AG

## 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD

15 VGD

16 CONST 100 Ω VGD

17 VGD


18 VGD


19 VGD


19 VGD

10 VGD

Figure 15: Test circuit for inductive load switching and diode recovery times







STLD125N4F6AG Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.


## 4.1 PowerFLAT™ 5X6 dual side cooling package information

Figure 19: PowerFLAT™ 5x6 dual side cooling package outline BOTTOM VIEW E SIDE VIEW D3 01 D Plated Area E3 Ε4 H TOP VIEW 8548760\_1

Table 9: PowerFLAT™ 5x6 dual side cooling mechanical data

mm				
Dim.	Min.	Тур.	Max.	
Α	0.66	0.71	0.76	
A1	0.60		0.75	
b	0.33	0.43	0.53	
С	0.15	0.203	0.30	
D		5.00 BSC		
D1	4.06	4.21	4.36	
D2		2.40 BSC		
D3	2.80	3.30	3.80	
Е		6.00 BSC		
E1	3.525	3.675	3.825	
E2	1.05	1.20	1.35	
E3		3.80 BSC		
E4	4.20	4.70	5.20	
е		1.27 BSC		
I			0.15	
L	0.15	0.25	0.35	
L1	0.925	1.05	1.175	
L2	0.45	0.575	0.70	
θ	12° BSC			
ϑ1	7° BSC			
j	0.20 BSC			

Figure 20: PowerFLAT™ 5x6 dual side cooling recommended footprint (dimensions are in mm)



STLD125N4F6AG Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
16-Feb-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

