

# 4-Mbit (512K x 8) Static RAM

#### **Features**

- 4.5V-5.5V operation
- · Low active power
  - Typical active current: 2.5 mA @ f = 1 MHz
  - Typical active current:12.5 mA @ f = fmax
- · Low standby current
- · Automatic power down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- · CMOS for optimum speed and power
- Available in standard Pb-free and non Pb-free 32-lead (450-mil) SOIC and 32-lead TSOP II packages


## **Functional Description**

The CY62148BN is a high performance CMOS static RAM organized as 512K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. This device has an automatic power down feature that reduces power consumption by more than 99% when deselected.

To write to the device, take Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).


To read from the device, take Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH for read. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) go into a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}$  LOW and  $\overline{WE}$  LOW).





# **Pin Configuration**



### **Product Portfolio**

	V <sub>CC</sub> Range					Power Dissipation			
Product			Speed	Operating I <sub>CC</sub> (mA)		Standby I <sub>SB2</sub> (μA)			
Product				Speed	f = 1	f <sub>max</sub>	Typ <sup>[1]</sup>	Max	
	Min	Тур	Max		<b>Typ</b> <sup>[1]</sup>	Max	ıyp.	IVIAX	
CY62148BNLL	4.5 V	5.0V	5.5V	70 ns	12.5	20	4	20	

#### Note

<sup>1.</sup> Typical values are measured at  $V_{CC}$  = 5V,  $T_A$  = 25°C, and are included for reference only and are not tested or guaranteed.



# **Maximum Ratings**

Exceeding the maximum rating may impair the device's useful life. User guidelines only and are not tested. Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{\mbox{\footnotesize{CC}}}$  to Relative GND...... –0.5V to +7.0V DC Voltage Applied to Outputs 

DC Input Voltage <sup>[2]</sup>	-0.5V to V <sub>CC</sub> +0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage	2001V
(per MIL-STD-883, Method 3015)	
Latch Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature <sup>[3]</sup>	V <sub>cc</sub>
Industrial	–40°C to +85°C	4.5V-5.5V


### **Electrical Characteristics** Over the Operating Range

				(			
Parameter	Description	Test Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1 mA		2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA				0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		<b>–1</b>		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Ou	tput Disabled	<b>–1</b>		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{MAX} = 1/t_{RC}$	I <sub>OUT</sub> = 0 mA		12.5	20	mA
	Supply Current	f = 1 MHz	V <sub>CC</sub> = Max.,		2.5		mA
I <sub>SB1</sub>	Automatic CE Power Down Current – TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{II}$	_, f = f <sub>MAX</sub>			1.5	mA
I <sub>SB2</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{array}{c} \text{Max. V}_{CC}, \ \overline{CE} \geq V_{CC} \\ V_{IN} \geq V_{CC} - 0.3V, \ \text{or} \end{array}$	$V_{IN} \le 0.3V, f = 0$		4	20	μΑ

# Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> – 5.0V	8	pF

#### **AC Test Loads and Waveforms**



#### Notes

- 2.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- T<sub>A</sub> is the "instant on" case temperature
   Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[5]</sup> Over the Operating Range

Davamatar	Decemention	CY621	148BN	l lmi4
Parameter	Description	Min	Max	Unit
READ CYCLE		-	1	1
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>PU</sub>	CE LOW to Power Up	0		ns
t <sub>PD</sub>	CE HIGH to Power Down		70	ns
WRITE CYCLE <sup>[8]</sup>		-	1	1
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Setup to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	55		ns
t <sub>SD</sub>	Data Setup to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		25	ns


<sup>Notes
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l<sub>OL</sub> l<sub>OH</sub> and 100-pF load capacitance.
6. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.
7. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.</sup> 



# Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2.0			V
I <sub>CCDR</sub>	Data Retention Current	No input may exceed			20	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time	$V_{CC} + 0.3V$ $V_{CC} = V_{DD}$	0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time	$\frac{V_{CC}}{CE} = V_{DR}$ $\frac{V_{CC}}{CE} > V_{CC} - 0.3V$ $V_{IN} > V_{CC} - 0.3V$ or $V_{IN} < 0.3V$	t <sub>RC</sub>			ns

#### **Data Retention Waveform**




# **Switching Waveforms**

Read Cycle No. 1<sup>[10, 11]</sup>



# Read Cycle No. 2 (OE Controlled)[11, 12]



- 9. Full Device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 ms or stable at V<sub>CC(min)</sub> ≥ 100 ms.

  10. Device is continuously selected. OE, CE = V<sub>IL</sub>.


  11. WE is HIGH for read cycle.

  12. Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)[13]




# Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[13, 14]





# Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[13, 14]



# **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	X	X	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62148BNSL-70SXI <sup>[16]</sup>	51-85081	32-lead (450-Mil) Molded SOIC (Pb-Free)	Industrial
	CY62148BNLL-70SXI	51-85081	32-lead (450-Mil) Molded SOIC (Pb-Free)	
	CY62148BNLL-70ZXI	51-85095	32-lead TSOP II (Pb-Free)	

#### Note

16. CY62148BNSL and CY62148BNLL are identical in specs.

Please contact your local Cypress sales representative for availability of these parts



### **Package Diagrams**

Figure 1. 32-lead (450 Mil) Molded SOIC (51-85081)





Figure 2. 32-Lead Thin Small Outline Package Type II (51-85095)



More Battery Life is a trademark, and MoBL is a registered trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	426504	See ECN	NXR	New Data Sheet
*A	485639	See ECN	VKN	Corrected the typo in the Array size in the Logic Block Diagram
*B	832320	See ECN	NXR	Removed Commercial Operating Range Removed 32-lead Reverse TSOP II package from product offering Corrected the test condition typo error in Electrical Characteristics table Updated Ordering information table