











TAS5720L, TAS5720M

SLOS903B-MAY 2015-REVISED FEBRUARY 2016

# TAS5720x Digital Input Mono Class-D Audio Amplifier With TDM Support Up To 8 Channels

#### **Features**

- Mono Class-D Amplifier
  - 20 W at 0.15% THD Continuous into 19 V / 4 Ω
- **TDM Audio Input** 
  - Up to 8 Channels (32-bit, 48 kHz)
- I<sup>2</sup>C Control With 8 Selectable I<sup>2</sup>C Address
- **Power Supplies** 
  - Power Amplifier: 4.5 V to 16.5 V, TAS5720L
  - Power Amplifier: 4.5 V to 26.4 V, TAS5720M
  - Digital I/O: 3.3 V
- Protection: Thermal and Short-Circuit
- Package: 4 mm × 4 mm, 32-pin VQFN

### **Applications**

- Sub Woofers
- **Boom Boxes**
- Bar Speakers
- Surround Sound Systems

### 3 Description

The TAS5720x device is a high-efficiency mono Class-D audio power amplifier optimized for high transient power capability to use the dynamic power headroom of small loudspeakers. The device is capable of delivering more than 15 W continuously into a  $4-\Omega$  speaker.

The digital time division multiplexed (TDM) interface enables up to eight devices to share the same bus.


The TAS5720x device is available in a 32-pin, 4 mm × 4 mm, VQFN package for a compact PCB

#### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TAS5720L	VOEN (22)	4.00 mm 4.00 mm		
TAS5720M	VQFN (32) 4.00 mm × 4.	4.00 mm × 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Simplified Schematic





### **Table of Contents**

1	Features 1	7.4 Device Functional Modes	30
2	Applications 1	7.5 Register Maps	32
3	Description 1	8 Applications and Implementation	40
4	Revision History2	8.1 Application Information	40
5	Pin Configuration and Functions3	8.2 Typical Application	40
6	Specifications5	9 Power Supply Recommendations	42
•	6.1 Absolute Maximum Ratings 5	10 Layout	42
	6.2 ESD Ratings	10.1 Layout Guidelines	42
	6.3 Recommended Operating Conditions	10.2 Layout Example	43
	6.4 Thermal Information	11 Device and Documentation Support	44
	6.5 Electrical Characteristics	11.1 Documentation Support	44
	6.6 Timing Requirements	11.2 Community Resources	44
	6.7 Typical Characteristics	11.3 Trademarks	44
7	Detailed Description	11.4 Electrostatic Discharge Caution	44
	7.1 Overview	11.5 Glossary	44
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable	
	7.3 Feature Description	Information	44
	•		


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2015) to Revision B	Page
Updated Typical Characteristics graphs with new data, new standards	12
Added new Layout Example	43
Changes from Original (September 2015) to Revision A	Page
Production release	1



## 5 Pin Configuration and Functions



### **Pin Functions**

PI	N	I/O/P <sup>(1)</sup>	DESCRIPTION			
NAME	NO.	1/O/P(*/	DESCRIPTION			
ADR1	12	I	I <sup>2</sup> C address inputs. Each pin can detect a short to DVDD, a short to GND, a 22-kΩ connection to GND,			
ADR0	13	I	and a 22-kΩ connection to DVDD.			
AVDD	28	Р	Analog power supply input. Connect directly to PVDD.			
BST_N	18	Р	ass-D Amplifier negative bootstrap. Connect to a capacitor between BST_N and OUT_N.			
BST_P	23	Р	ss-D Amplifier positive bootstrap. Connect to a capacitor between BST_P and OUT_P.			
DVDD	11	Р	ital power supply. Connect to a 3.3-V supply with external decoupling capacitor.			
FAULTZ	2	0	Open drain active low fault flag. Pull up on PCB with resistor to DVDD.			
LRCLK	4	I	TDM interface frame synchronization.			
GND	10 29	Р	Ground. Connect to PCB ground plane.			
GVDD	30	0	Class-D amplifier gate drive regulator output. Connect decoupling cap to PCB ground plane.			
MCLK	5	I	Device master clock.			
	19					
PGND	20	Р	Power ground. Connect to PCB ground plane.			
FGND	21	F	Fower ground. Connect to FOB ground plane.			
	22					
	14					
PVDD	15	Р	Class-D amplifier power supply input. Connect to PVDD supply and decouple externally.			
טט א ו	26	Г	olass-D amplined power supply imput. Confident to F VDD supply and decouple externally.			
	27					
OUT N	16	0	Class-D amplifier negative output.			
OUI_IN	17	U	Olass-D ampliner negative output.			
OUT_P	24 25	0	Class-D amplifier positive output.			
BCLK	6	I	TDM Interface serial bit clock.			

(1) I = input, O = output, P = power, I/O = bi-directional



## Pin Functions (continued)

PIN	1	I/O/P <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	1/0/P	DESCRIPTION	
SCL	8	I	I <sup>2</sup> C clock Input. Pull up on PCB with a 2.4-kΩ resistor.	
SDA	9	I/O	$I^2C$ bi-directional data. Pull up on PCB with a 2.4-k $\Omega$ resistor.	
SDIN	7	1	TDM interface data input.	
SDZ	3	- 1	Active low shutdown signal. Assert low to hold device inactive.	
Thermal Pad	33	G	Connect to GND for best system performance. If not connected to GND, leave floating.	
VCOM	32	0	Common mode reference output. Connect decoupling capacitor to the VREF_N pin.	
VREF_N	1	Р	Negative reference for analog. Connect to VCOM and VREG capacitor negative pins.	
VREG	31	0	Analog regulator output. Connect decoupling capacitor to the VREF_N pin.	

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	PVDD, AVDD (TAS5720L)	-0.3	20	
Supply voltage <sup>(2)</sup>	PVDD, AVDD (TAS5720M)	-0.3	30	V
	DVDD	-0.3	4	
Digital input voltage	Digital inputs referenced to DVDD supply	-0.5	$V_{DVDD} + 0.5$	V
Ambient operating temporating	erature, T <sub>A</sub>	-25	85	°C
Storage temperature, T <sub>s</sub>	tg	-40	125	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, (1)	±4000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	_ v

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
PVDD/ AVDD Power supply voltage	TAS5720L	4.5		16.5	V	
AVDD	Power supply voltage	TAS5720M	4.5		26.4	V
DVDD	Power supply voltage		3	3.3	3.6	V
V <sub>IH(DR)</sub>	High-level digital input voltage			$V_{DVDD}$		V
$V_{IL(DR)}$	Low-level digital input voltage			0		V
R <sub>SPK</sub>	Minimum speaker load		3.2			Ω
T <sub>A</sub>	Operating free-air temperature		-25		85	°C
T <sub>J</sub>	Operating junction temperature		-25		150	°C

#### 6.4 Thermal Information

		TAS5720x	
	THERMAL METRIC <sup>(1)</sup>	RSM (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.3	°C/W
R <sub>0</sub> JCtop	Junction-to-case (top) thermal resistance	30.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.7	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	2.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

<sup>(2)</sup> All voltages are with respect to network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

 $T_A = 25^{\circ}C$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT	AND OUTPUT					
V <sub>IH</sub>	High-level digital input logic voltage threshold	All digital pins	70% V <sub>DVDD</sub>			
$V_{IL}$	Low-level digital input logic voltage threshold	All digital pins		3	0% V <sub>DVDD</sub>	
I <sub>IH</sub>	Input logic "high" leakage for digital inputs	All digital pins, excluding SDZ			15	μΑ
I <sub>IL</sub>	Input logic "low" leakage for digital inputs	All digital pins, excluding SDZ			-15	μΑ
I <sub>IH(SDZ)</sub>	Input logic "high" leakage for SDZ inputs	SDZ			1	μΑ
I <sub>IL(SDZ)</sub>	Input logic "low" leakage for SDZ inputs	SDZ			-1	μΑ
V <sub>OL</sub>	Output logic "low" for FAULTZ open drain Output	I <sub>OL</sub> = −2 mA		1	0% V <sub>DVDD</sub>	
C <sub>IN</sub>	Input capacitance for digital inputs	All digital pins		5		pF
MASTER CLOC	K					
D <sub>(MCLK)</sub>	Allowable MCLK duty cycle		45%	50%	55%	
	MCLK input frequency				25	MHz
f <sub>(MCLK)</sub>	Supported single-speed MCLK frequencies	Values: 64, 128, 256, and 512	64 × f <sub>S</sub>		512 × f <sub>S</sub>	
	Supported double-speed MCLK frequencies	Values: 64, 128, and 256	64 × f <sub>S</sub>		256 × f <sub>S</sub>	
SERIAL AUDIO	PORT					
D <sub>(BCLK)</sub>	Allowable BCLK duty cycle		45%	50%	55%	
	BCLK input frequency				25	MHz
f <sub>(BCLK)</sub>	Supported single-speed BCLK frequencies	Values: 64, 128, 256, and 512	64 × f <sub>S</sub>		512 × f <sub>S</sub>	
	Supported double-speed BCLK frequencies	Values: 64, 128, and 256	64 × f <sub>S</sub>		256 × f <sub>S</sub>	
	Supported single-speed input sample rates	Values: 44.1 and 48	44.1		48	kHz
fs	Supported double-speed input sample rates	Values: 88.2 and 96	88.2		96	kHz
I <sup>2</sup> C CONTROL F	PORT					
C <sub>L(I2C)</sub>	Allowable load capacitance for each I <sup>2</sup> C Line				400	pF
f <sub>SCL</sub>	SCL frequency	No wait states			400	kHz
PROTECTION						
OTE <sub>(THRESH)</sub>	Overtemperature error (OTE) threshold			150		°C
OTE <sub>(HYST)</sub>	Overtemperature error (OTE) hysteresis			15		°C
OCE <sub>(THRESH)</sub>	Overcurrent error (OCE) threshold	V <sub>(PVDD)</sub> = 16.5 V, T <sub>A</sub> = 25°C		6		Α
DCE <sub>(THRESH)</sub>	DC error (DCE) threshold	V <sub>(PVDD)</sub> = 16.5 V, TA = 25°C		2.6		٧



### **Electrical Characteristics (continued)**

 $T_A = 25^{\circ}C$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.

	PARAMETER	CONDITIONS	MIN TYP	MAX	UNIT
AMPLIFIER PE	RFORMANCE				
		$ \begin{array}{c} R_{L} = 4~\Omega,~10\%~THD+N,~V_{(PVDD)} = 7.2~V, \\ f_{IN} = 1~kHz \end{array} $	6.6		
		$\begin{aligned} R_{L} = 8 \ \Omega, \ 10\% \ THD + N, \ V_{(PVDD)} = 7.2 \ V, \\ f_{IN} = 1 \ kHz \end{aligned}$	3.7		
		$ \begin{aligned} R_{L} = 4 \; \Omega, \; 10\% \; THD + N, \; V_{(PVDD)} = 12 \; V, \\ f_{IN} = 1 \; kHz \end{aligned} $	17.8		
		$\begin{aligned} R_{L} = 8 \ \Omega, \ 10\% \ THD + N, \ V_{(PVDD)} = 12 \ V, \\ f_{IN} = 1 \ kHz \end{aligned}$	10.1		
Роит	Continuous average power	$\begin{aligned} R_{L} = 4 \ \Omega, \ 10\% \ THD+N, \ V_{(PVDD)} = 15 \ V, \\ f_{IN} = 1 \ kHz, \ T_{A} = 60^{\circ}C \end{aligned}$	27.4		W
	Continuous average power	$\begin{aligned} R_{L} = 8 \; \Omega, \; 10\% \; THD + N, \; V_{(PVDD)} = 15 \; V, \\ f_{IN} = 1 \; kHz \end{aligned}$	15.8		VV
		$\begin{aligned} R_{L} = 4 \ \Omega, \ 10\% \ THD+N, \ V_{(PVDD)} = 19 \ V, \\ f_{IN} = 1 \ kHz \end{aligned}$	27		
		$\begin{aligned} R_{L} = 8 \; \Omega, \; 10\% \; THD+N, \; V_{(PVDD)} = 19 \; V, \\ f_{IN} = 1 \; kHz \end{aligned}$	25.3		
		$\begin{aligned} R_{L} = 4 \ \Omega, \ 10\% \ THD+N, \ V_{(PVDD)} = 24 \ V, \\ f_{IN} = 1 \ kHz \end{aligned}$	22.1		
		$R_{L}$ = 8 $\Omega$ , 10% THD+N, $V_{(PVDD)}$ = 24 V, $f_{IN}$ = 1 kHz	39.8		
	Total harmonic distortion plus	$\begin{aligned} R_{L} = 4 & \Omega, V_{(PVDD)} = 7.2 & V, & P_{OUT} = 1 & W, \\ f_{IN} = 1 & kHz & \end{aligned}$	0.033%		
			0.015%		
			0.03%		
		$R_L$ = 8 $\Omega$ , $V_{(PVDD)}$ = 12 $V$ , $P_{OUT}$ = 1 $W$ , 20 $Hz \le f_{IN} \le 20 \text{ kHz}$	0.013v		
TUD N		$R_L$ = 4 $\Omega$ , $V_{(PVDD)}$ = 15 V, $P_{OUT}$ = 1 W, 20 Hz $\leq$ $f_{IN}$ $\leq$ 20 kHz	0.028%		
THD+N	noise	$R_L$ = 8 $\Omega$ , $V_{(PVDD)}$ = 15 V, $P_{OUT}$ = 1 W, 20 Hz $\leq$ $f_{IN}$ $\leq$ 20 kHz	0.012%		
		$R_L$ = 4 $\Omega$ , $V_{(PVDD)}$ = 19 V, $P_{OUT}$ = 1 W, 20 Hz $\leq$ $f_{IN}$ $\leq$ 20 kHz	0.026%		
		$R_L$ = 8 $\Omega$ , $V_{(PVDD)}$ = 19 V, $P_{OUT}$ = 1 W, 20 Hz $\leq$ $f_{IN}$ $\leq$ 20 kHz	0.013%		
		$R_L = 4 \Omega$ , $V_{(PVDD)} = 24 V$ , $P_{OUT} = 1 W$ , $20 Hz \le f_{IN} \le 20 kHz$	0.026%		
		$R_L$ = 8 $\Omega$ , $V_{(PVDD)}$ = 24 V, $P_{OUT}$ = 1 W, 20 Hz $\leq$ $f_{IN}$ $\leq$ 20 kHz	0.016%		
		$R_L=8 \Omega$ , $V_{(PVDD)}=12 V$ , $P_{OUT}=9 W$	91%		
EFF	Power efficiency	$R_L$ = 8 $\Omega$ , $V_{(PVDD)}$ = 12 V, $P_{OUT}$ = 9 W; $f_{PWM}$ = 384 kHz	90%		
		R <sub>L</sub> = 8 Ω, V <sub>(PVDD)</sub> = 24 V, P <sub>OUT</sub> = 40 W	90%		
/ <sub>N</sub>	Integrated noise floor voltage	A-Weighted,R <sub>L</sub> = 8 Ω, Gain = 20.7 dBV	50		μVrms
Рсс	Channel-to-channel phase shift	Output phase shift between multiple devices from 20 Hz to 20 kHz. Across all sample frequencies and SAIF operating modes.	0.2		deg
A <sub>(RIPPLE)</sub>	Frequency response	Maximum deviation above or below passband gain.	±0.15		dB
	-3 dB Output Cutoff Frequency		0.47 × f <sub>S</sub>		Hz



### **Electrical Characteristics (continued)**

 $T_A = 25^{\circ}C$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.

	PARAMETER	CONDITIONS	MIN TYP	MAX	UNIT
AV <sub>(00)</sub>		ANALOG_GAIN[1:0] register bits set to "00"	19.2		dBV
AV <sub>(01)</sub>	Amplifier analog gain <sup>(1)</sup> An "1  Ar	ANALOG_GAIN[1:0] register bits set to "01"	20.7		
AV <sub>(10)</sub>		ANALOG_GAIN[1:0] register bits set to "10"	23.5		
AV <sub>(11)</sub>		ANALOG_GAIN[1:0] register bits set to "11"	26.3		
AV <sub>(ERROR)</sub>	Amplifier analog gain error			±0.15	dB
Vos	DC output offset voltage	Measured between OUTP and OUTN	1.5		mV
KCP	Click-pop performance		-60		dBV
	Power supply rejection ratio	DC, 5.5 V ≤ V <sub>(PVDD)</sub> ≤ 26.4 V	87		dB
PSRR		AC, V <sub>(PVDD)</sub> = 16.5 V + 100 mV <sub>P-P</sub> , f <sub>(RIPPLE)</sub> from 20 Hz to 10 kHz	53		
		AC, V <sub>(PVDD)</sub> = 16.5 V + 100 mV <sub>P-P</sub> , f <sub>(RIPPLE)</sub> from 10 Hz to 20 kHz	50		
R <sub>DS(on)FET</sub>	Power stage FET on-resistance	T <sub>A</sub> = 25°C	120		mΩ
R <sub>DS(on)TOT</sub>	Power stage total on-resistance (FET+bond+package)	T <sub>A</sub> = 25°C	150		mΩ
I <sub>PK</sub>	Peak output current	T <sub>A</sub> = 25°C	5		Α
		f = 44.1 kHz	3.675		
£	-3 dB high-pass filter corner	f = 48 kHz	4		Hz
f <sub>(HP)</sub>	frequency	f = 88.2 kHz	7.35		П∠
		f = 96 kHz	8		
f <sub>(PWM)</sub>	PWM switching frequency	Values: 6, 8, 10, 12, 14, 16, 20, and 24	6	24	f <sub>S</sub>

<sup>(1)</sup> When PVDD is less than 5.5 V, the voltage regulator that operates the analog circuitry does not have enough headroom to maintain the nominal 5.4-V internal voltage. The lack of headroom causes a direct reduction in gain (approximately –0.8 dB at 5 V and –1.74 dB at 4.5 V), but the device functions properly down to V<sub>PVDD</sub> = 4.5 V.



### 6.6 Timing Requirements

			MIN	NOM I	MAX	UNIT
t <sub>ACTIVE</sub>	Shutdown to Active Time	From deassertion of SDZ (both pin and I <sup>2</sup> C register bit) until the Class-D amplifier begins switching.		25		
t <sub>WAKE</sub>	Wake Time	From the deassertion of SLEEP until the Class-D amplifier starts switching.		1		
t <sub>SLEEP</sub>	Sleep Time	From the assertion of SLEEP until the Class-D amplifier stops switching.		t <sub>vrmp</sub> + 1		mo
t <sub>MUTE</sub>	Play to Mute Time	From the assertion of MUTE mode until the volume has ramped to the minimum.		t <sub>vrmp</sub>		ms
t <sub>PLAY</sub>	Un-Mute to Play Time	From the deassertion of MUTE until the volume has returned to its current setting.		t <sub>vrmp</sub>		
t <sub>SD</sub>	Active to Shutdown Time	From the assertion of SDZ (pin or I <sup>2</sup> C register bit) until the Class-D amplifier stops switching.		t <sub>vrmp</sub> + 1		
SERIAL AU	DIO PORT					
t <sub>H_L</sub>	Time high and low, BCLK, LRCLK, SDIN inputs		10			ns
		Input t <sub>RISE</sub> ≤ 1 ns, input t <sub>FALL</sub> ≤ 1 ns			5	
t <sub>SU</sub> t <sub>HLD</sub>	Setup and hold time. LRCLK, SDIN input to BCLK edge.	Input t <sub>RISE</sub> ≤ 4 ns, input t <sub>FALL</sub> ≤ 4 ns	8			ns
HLD	OBIN Input to BOLIN dage.	Input t <sub>RISE</sub> ≤ 8 ns, input t <sub>FALL</sub> ≤ 8 ns	12			
t <sub>RISE</sub>	Rise-time BCLK, LRCLK, SDIN inputs				8	ns
t <sub>FALL</sub>	Fall-time BCLK, LRCLK, SDIN inputs				8	
I <sup>2</sup> C CONTRO	OL PORT					
t <sub>BUS</sub>	Bus free time between start and stop conditions		1.3			μs
t <sub>HOLD1(I2C)</sub>	Hold Time, SCL to SDA		80			ns
t <sub>HOLD2(I2C)</sub>	Hold Time, start condition to SCL		0.6			μs
t <sub>START(I2C)</sub>	I2C Startup Time after DVDD Power On Reset				12	ms
t <sub>RISE(I2C)</sub>	Rise Time, SCL and SDA				300	ns
t <sub>FALL(I2C)</sub>	Fall Time, SCL and SDA				300	ns
t <sub>SU1(I2C)</sub>	Setup, SDA to SCL		100			ns
t <sub>SU2(I2C)</sub>	Setup, SCL to start condition		0.6			μs
t <sub>SU3(I2C)</sub>	Setup, SCL to stop condition		0.6			μs
$t_{W(H)}$	Required pulse duration, SCL "HIGH"		0.6			μs
$t_{W(L)}$	Required pulse duration, SCL "LOW"		1.3			μs
PROTECTIO	DN					
+	Amplifier fault time-out period	DC detect error		650		ms
t <sub>FAULTZ</sub>	Ampililer rault tilfle-out period	OTE or OCE fault		1.3		S

Submit Documentation Feedback






Figure 1. SAIF Timing




Figure 2. SCL and SDA Timing





Figure 3. Start and Stop Conditions Timing

Submit Documentation Feedback



When SDZ is deasserted (and the device is not in sleep mode), the amplifier begins to switch after a period of  $t_{ACTIVE}$ . At this point, the volume ramps from -100 dB to the programmed digital volume control (DVC) setting at a rate of 0.5 dB every eight sample periods. Ramping the volume prevents audible artifacts that can occur if discontinuous volume changes are applied while audio is being played back. This period,  $t_{VRMP}$ , depends on the DVC setting and sample rate. Typical values for  $t_{VRMP}$  for a DVC of 0 dB are shown in *Timing Requirements*. Figure 4 illustrates mode timing.

The time to enter or exit sleep or mute and the time to enter shudown are dominated by  $t_{VRMP}$ . Table 1 lists the timing parameters based on  $t_{VRMP}$ .




**Table 1. Typical DVC Ramp Times** 

SAMPLE RATE (kHZ)	RAMP TIMES (t <sub>VRAMP</sub> ) FROM –100 dB to 0 dB (ms)
44.1	36.3
48	33.3
88.2	18.1
96	16.7



### 6.7 Typical Characteristics

 $T_A = 25^{\circ}\text{C}$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.




Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated




 $T_A = 25^{\circ}\text{C}$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.





 $T_A = 25^{\circ}C$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.




Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated




 $T_A=25^{\circ}C,\ V_{(PVDD)}=15\ V,\ V_{(DVDD)}=3.3\ V,\ R_L=4\ \Omega,\ f_{IN}=1\ kHz,\ f_s=48\ kHz,\ f_{(PWM)}=768\ kHz,\ Gain=20.7\ dBV,\ SDZ=1,\ Measured\ with\ an\ Audio\ Precision\ SYS-2722\ High-Performance\ Audio\ Analyzer\ and\ using\ a\ 15-\mu H,\ 0.68-\mu F\ reconstruction\ filter\ at\ the\ device\ output.$ 





 $T_A = 25^{\circ}C$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.









Figure 27. A-Weighted Idle Channel Noise vs Supply Voltage








re 29. Efficiency vs Output Power Figure 30. Efficiency vs Output Power

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated




 $T_A=25^{\circ}C,\ V_{(PVDD)}=15\ V,\ V_{(DVDD)}=3.3\ V,\ R_L=4\ \Omega,\ f_{IN}=1\ kHz,\ f_s=48\ kHz,\ f_{(PWM)}=768\ kHz,\ Gain=20.7\ dBV,\ SDZ=1,\ Measured\ with\ an\ Audio\ Precision\ SYS-2722\ High-Performance\ Audio\ Analyzer\ and\ using\ a\ 15-\mu H,\ 0.68-\mu F\ reconstruction$ filter at the device output.





 $T_A = 25^{\circ}C$ ,  $V_{(PVDD)} = 15$  V,  $V_{(DVDD)} = 3.3$  V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{(PWM)} = 768$  kHz, Gain = 20.7 dBV, SDZ = 1, Measured with an Audio Precision SYS-2722 High-Performance Audio Analyzer and using a 15- $\mu$ H, 0.68- $\mu$ F reconstruction filter at the device output.






Figure 37. Supply Idle Current vs PVDD

Figure 38. Shutdown Current vs PVDD

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated




### **Detailed Description**

#### Overview

The TAS5720L/M device is a high-efficiency mono Class-D audio power amplifier optimized for high-transient power capability to utilize the dynamic power headroom of small loudspeakers. It's capable of delivering more than 15-W continuously into a 4- $\Omega$  speaker.

#### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Adjustable I<sup>2</sup>C Address

Copyright © 2015-2016, Texas Instruments Incorporated

The TAS5720L/M device has two address pins, which allow up to 8 I<sup>2</sup>C addressable devices to share a common TDM bus. Table 2 lists each I<sup>2</sup>C Device ID setting.

#### **NOTE**

The I<sup>2</sup>C Device ID is the 7 most significant bits of the 8-bit address transaction on the bus (with the read/write bit being the least significant bit). For example, a Device ID of 0x6C would be read as 0xD8 when the read/write bit is 0.

Table 2. I<sup>2</sup>C Device Identifier (ID) Generation

ADR1	ADR0	I2C_DEV_ID	DEFAULT TDM SLOT
	Short to GND	0x6C	0
Chart to CND	22-k $\Omega$ to GND	0x6D	1
Short to GND	$22$ -k $\Omega$ to DVDD	0x6E	2
	Short to DVDD	0x6F	3
	Short to GND	0x70	4
22-kΩ to GND	22-kΩ to GND	0x71	5
	22-kΩ to DVDD	0x72	6
	Short to DVDD	0x73	7



Use a 22-k $\Omega$  resistor with a 5% (or better) tolerance to operate as a pull-up or pull-down resistor. By default, the device uses the TDM time slot equal to the offset from the base I<sup>2</sup>C Device ID (see Table 2). The TDM slot can also be manually configured by setting the TDM\_CFG\_SRC bit high (bit 6, reg 0x02) and programming the TDM\_SLOT\_SELECT[2:0] bits to the desired slot (bits 0-2, reg 0x03).

For 2-channel, I<sup>2</sup>S operation, TDM slots 0 and 1 correspond to right and left channels respectively. For left and right justified formats, TDM slots 0 and 1 correspond to left and right channels respectively.

#### 7.3.2 I<sup>2</sup>C Interface

The TAS5720L/M device has a bidirectional I<sup>2</sup>C interface that is compatible with the Inter-Integrated Circuit (I<sup>2</sup>C) bus protocol and supports both 100-kHz and 400-kHz data transfer rates. This slave-only device does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status.

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data can be transferred in byte (8-bit) format, with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock (SCL) is "HIGH" to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. The conditions are shown in Figure 39. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TAS5720L/M device holds SDA "LOW" during the acknowledge clock period to indicate an acknowledgment. When this hold occurs, the master transmits the next byte of the sequence. All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pull-up resistor must be used for the SDA and SCL signals to set the "HIGH" level for the bus.




Figure 39. Typical I<sup>2</sup>C Timing Sequence

Any number of bytes can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 39.



#### 7.3.2.1 Writing to the PC Interface

As shown Figure 40, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C bit and the read/write bit. The read/write bit determines the direction of the data transfer. For a data-write transfer, the read/write bit is a 0. After receiving the correct I<sup>2</sup>C bit and the read/write bit, the TAS5720L/M device responds with an acknowledge bit. Next, the master transmits the address byte corresponding to the TAS5720L/M device register being accessed. After receiving the address byte, the TAS5720L/M device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TAS5720L/M device again responds with an acknowledge bit. Lastly, the master device transmits a stop condition to complete the single-byte data-write transfer.




Figure 40. Single Byte Write Transfer Timing

A multi-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted as shown in Figure 41. After receiving each data byte, the TAS5720L/M device responds with an acknowledge bit. Sequential data bytes are written to sequential addresses.




Figure 41. Multi-Byte Write Transfer Timing

T0036-02



#### 7.3.2.2 Reading from the PC Interface

As shown in Figure 41, a data-read transfer begins with the master device transmitting a start condition, followed by the I<sup>2</sup> device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal register to be read. As a result, the read/write bit becomes a 0. After receiving the TAS5720L/M device address and the read/write bit, TAS5720L/M device responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the TAS5720L/M device address and the read/write bit again. This time, the read/write bit becomes a 1, indicating a read transfer. After receiving the address and the read/write bit, the TAS5720L/M device again responds with an acknowledge bit. Next, the TAS5720L/M device transmits the data byte from the register being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the data-read transfer.




Figure 42. Single Byte Read Transfer Timing

A multiple-byte data read transfer is identical to a single-byte data read transfer except that multiple data bytes are transmitted by the TAS5720L/M to the master device as shown Figure 43. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




Figure 43. Multi-Byte Read Transfer Timing

#### 7.3.3 Serial Audio Interface (SAIF)

The TAS5720L/M device SAIF supports a variety of standard stereo serial audio formats including I<sup>2</sup>S, leftjustified and Right Justified. The device also supports a time division multiplexed (TDM) format that is capable of transporting up to 8 channels of audio data on a single bus. LRCLK and SDIN are sampled on the rising edge of BCLK.

For the stereo formats (I<sup>2</sup>S, left-justified and right-justified), the TAS5720L/M device supports BCLK to LRCLK ratios of 32, 48 and 64. If the BCLK to LRCLK ratio is 64, MCLK can be tied directly to BCLK. Otherwise MCLK must be driven externally. The valid MCLK to LRCLK ratios are 64, 128, 256 and 512 as long as the frequency of MCLK is 25MHz or less.

For TDM operation, the TAS5720L/M device supports 4 or 8 channels for single speed (44.1/48 kHz) and double speed (88.2/96 kHz) sample rates. Each channel occupies a 32-bit time slot, therefore valid BCLK to LRCLK ratios are 128 and 256. MCLK can be tied to BCLK for all TDM modes or driven externally. If MCLK is driven externally, the MCLK to LRCLK ratio should be 64, 128, 256 or 512 and MCLK should be no faster than 25MHz.


The TAS5720L/M device selects the channel for playback based on either the I<sup>2</sup>C base address offset or based on a dedicated time slot selection register. See the *Adjustable PC Address* section for more information.

Submit Documentation Feedback



#### 7.3.3.1 Stereo & Format Timing

Figure 44 illustrates the timing of the stereo I<sup>2</sup>S format with 64 BCLKs per LRCLK. Two's complement data is transmitted MSB to LSB with the left channel word beginning one BCLK after the falling edge of LRCLK and the right channel beginning one BCLK after the rising edge of LRCLK. Because data is MSB aligned to the beginning of word transmission, data precision does not be configured. Set the SAIF\_FORMAT[2:0] register bits to I<sup>2</sup>S (register 0x02, bits 2:0=3'b100).




A. Data presented in two's-complement form with most significant bit (MSB) first.

Figure 44. I<sup>2</sup>S 64-f<sub>SW</sub> Format



#### 7.3.3.2 Stereo Left-Justified Format Timing

The stereo left justified format is very similar to the I<sup>2</sup>S format timing, except the data word begins transmission at the same cycle that LRCLK toggles (when it is shifted by one bit from I<sup>2</sup>S). The phase of LRCLK is also opposite of I<sup>2</sup>S. The left channel begins transmission when LRCLK transitions from low to high and the right channel begins transmission when LRCLK transitions from high-to-low. Set the SAIF\_FORMAT[2:0] register bits to left-justified (register 0x02, bits 2:0=3'b101). The timing is illustrated in Figure 45.



A. Data presented in two's-complement form with most significant bit (MSB) first.

Figure 45. Left-Justified 64-f<sub>SW</sub> Format

4 Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



#### 7.3.3.3 Stereo Right-Justified Format Timing

The stereo right justified format aligns the LSB of left channel data to the high to low transition of LRCLK and the LSB of the right channel data to the low to high transition of LRCLK. To insure data is received correctly, the SAIF must be configured for the proper data precision. The TAS5720L/M supports 16, 18, 20 and 24-bit data precision in right justified format. Set the SAIF\_FORMAT[2:0] register bits (register 0x02, bits 2:0) to the appropriate right-justifiedsetting based on bit precision (value=3'b000 for 24-bit, 3'b001 for 20-bit, 3'b010 for 18-bit and 3'b011 for 16-bit). The timing is illustrated in Figure 46.




Figure 46. Right-Justified 64-f<sub>SW</sub> Format



#### 7.3.3.4 TDM Format Timing

A TDM frame begins with the low to high transition of LRCLK. As long as LRCLK is high for at least one BCLK period and low for one BCLK period, duty cycle is irrelevent. The SAIF automatically detects the number of time slots as long as valid BCLK to LRCLK ratios are utilized (see *Serial Audio Interface (SAIF)*).

For I<sup>2</sup>S aligned TDM operation (when time slot 0 begins one clock cycle after the low to high transition of LRCLK, set SAIF\_FORMAT[2:0] register bits to I2S (register 0x02, bits 2:0=3'b100). Data is MSB aligned within the 32-bit time slots, therefore data precision is not required to be configured. The TDM format timing is illustrated in Figure 47.




Figure 47. TDM I<sup>2</sup>S Format

For left-justifiedTDM operation (when time slot 0 begins the cycle LRCLK transitions from low to high), SAIF\_FORMAT[2:0] register bits to left-justified(register 0x02, bits 2:0=3'b101). As with I2S, data is MSB aligned. The timing is illustrated in Figure 48.




Figure 48. TDM Left- and Right-Justified Format

For right-justified TDM operation (when time slot 0 begins the cycle LRCLK transitions from low to high), data is LSB aligned to the 32-bit time slot. As with stereo right-justified formats, the TAS5720L/M must have the data precision configured. Set the SAIF\_FORMAT[2:0] register bits (register 0x02, bits 2:0) to the appropriate right-justified setting based on bit precision (value=3'b000 for 24-bit, 3'b001 for 20-bit, 3'b010 for 18-bit and 3'b011 for 16-bit). The timing shown in Figure 48 is the same as left-justified TDM, with the data LSB aligned.



#### 7.3.4 Audio Signal Path

Figure 49 illustrates the audio signal flow from the TDM SAIF to the speaker.




Figure 49. Audio Signal Path

#### 7.3.4.1 High-Pass Filter (HPF)

Excessive DC in audio content can damage loudspeakers, therefore the amplifier employs a DC detect circuit that shutdowns the power stage and issue a latching fault if this condition occurs. A high-pass filter is provided in the TAS5720L/M device to remove DC from incoming audio data to prevent this from occurring. Table 3 shows the high-pass, -3 dB corner frequencies for each sample rate. The filter can be bypassed by writing a 1 into bit 7 of register 0x02.

Table 3. High-Pass Filter -3 dB Corner Frequencies by Sample Rate

SAMPLE RATE (kHZ)	-3dB CORNER FREQUENCY (Hz)
44.1	3.675
48.0	4.000
88.2	7.350
96.0	8.000

#### 7.3.4.2 Amplifier Analog Gain and Digital Volume Control

The gain from TDM SAIF to speaker is controlled by setting the amplifier's analog gain and digital volume control. Amplifier analog gain settings are presented as the output level in dBV (dB relative to 1 Vrms) with a full scale serial audio input (0 dBFS) and the digital volume control set to 0 dB. These levels might not be achievable because of analog clipping in the amplifier, therefore they should be used to convey gain only.

Table 4 outlines each gain setting expressed in dBV and V<sub>PK</sub>.

**Table 4. Amplifier Gain Settings** 

	=	-			
ANALOG_GAIN {1:0}	FULL SCALE OUTPUT				
SETTING	dBV	V <sub>PEAK</sub>			
00	19.2	12.9			
01	20.7	15.3			
10	23.5	21.2			
11	26.3	29.2			

Equation 1 calculates the amplifiers output voltage.

$$V_{amp} = Input + A_{dvc} + A_{amp} dBV$$

where

- V<sub>AMP</sub> is the amplifier output voltage in dBV
- Input is the digital input amplitude in dB with respect to 0 dBFS
- A<sub>DVC</sub> is the digital volume control setting, -100 dB to 24dB in 0.5-dB steps
- A<sub>AMP</sub> is the amplifier analog gain setting (19.2, 20.7, 23.5, or 26.3) in dBV

Clipping in the digital domain occurs if the input level (in dB relative to 0 dBFS) plus the digital volume control setting (in dB) are greater than 0 dB. The signal path has approximately 0.5 dB of headroom, but TI does not recommend utilizing it.

Submit Documentation Feedback

(1)



The digital volume control can be adjusted from -100 dB to 24 dB in 0.5-dB steps. Equation 2 calculates the 8-bit volume control register setting at address 0x04.

$$DVC_{\text{value}} = 0xCF + \frac{A_{\text{dvc}}}{0.5}$$
 (2)

For example, digital volume settings of 0 dB, 24 dB and -100 dB map to 0xCF, 0xFF and 0x07 respectively. Values below 0x07 are equivalent to mute (the amplifier continues to switch with no audio). When a change in digital volume control occurs, the device ramps the volume to the new setting in 0.5 dB steps after every 8 audio samples to ensure smooth transitions in volume.

The Class-D amplifier uses a closed-loop architecture, therefore the gain does not depend on the supply input  $(V_{PVDD})$ . The approximate threshold for the onset of analog clipping is calculated in Equation 3.

$$V_{PK(max,preclip\ )} = V_{PVDD} \left( \frac{R_L}{2 \times R_{DS(on)} + R_{interconnect}\ + R_L} \right) V$$

#### where

- V<sub>PK(max,preclip)</sub> is the maximum peak unclipped output voltage in V
- $V_{PVDD}$  is the power supply voltage
- $R_L$  is the speaker load in  $\Omega$
- $R_{interconnect}$  is the additional resistance in the PCB (such as cabling and filters) in  $\Omega$
- $R_{DS(on)}$  is the power stage total on resistance (FET+bonding+packaging) in  $\Omega$

(3)

The effective on-resistance for this device (including FETs, bonding and packaging leads) is approximately 150 m $\Omega$  at room temperature and increasex by approximately 1.6 times over 100°C rise in temperature. Table 5 shows approximate maximum unclipped peak output voltages at room temperature (excluding interconnect resistances).

Table 5. Approximate Maximum Unclipped Peak Output Voltage at Room Temperature

SUPPLY VOLTAGE V <sub>PVDD</sub> (V)		UNCLIPPED OLTAGE (V)
	$R_L = 4 \Omega$	R <sub>L</sub> = 8 Ω
12	11.16	11.57
17	15.81	16.39

#### 7.3.4.3 Digital Clipper

The digital clipper hard limits the maximum DAC sample value, which provides a simple hardware mechanism to control the largest signal applied to the speaker. Because this block resides in the digital domain, the actual maximum output voltage also depends on the amplifier gain setting and the supply voltage (V<sub>PVDD</sub>) limited amplifier voltage swing (For example, analog clipping can occur before digital clipping).

The maximum amplifier output voltage (excluding limitation due to swing) is calculated in Equation 4.

$$V_{AMP(max,dc)} = 20 \times log_{10} \left( \frac{DC_{level}}{0xFFFFF} \right) + 0.5 + A_{AMP}$$

#### where

- V<sub>AMP(max,dc)</sub> is the amplifier maximum output voltage in dBV
- DC<sub>level</sub> is the digital clipper level
- A<sub>AMP</sub> is the amplifier analog gain setting (19.2, 20.7, 23.5, or 26.3) in dBV

Configure the digital clipper by writing the 20-bit  $DC_{level}$  to registers 0x01, 0x10 and 0x11. Set the  $DC_{level}$  to 0xFFFFF effectively bypasses the digital clipper.



#### 7.3.4.4 Class-D Amplifier Settings

The PWM switching rate of the Class-D amplifier is a phase locked multiple of the input audio sample rate. Table 6 lists the PWM switching rate settings as programmed in bit 4 through bit 6 in register 0x06. The double-speed sample rates (for example 88.2kHz, 96kHz) have the same PWM switching frequencies as their equivalent single-speed sample rates.

**Table 6. PWM Switching Rates** 

PWM_RATE[2:0]	SINGLE-SPEED PWM RATE (× f <sub>LRCLK</sub> )	DOUBLE-SPEED PWM RATE × f <sub>LRCLK</sub> )	44.1 kHz, 88.2 kHz f <sub>PWM</sub> (kHz)	48 kHz, 96 kHz f <sub>PWM</sub> (kHz)
000	6	3	264.6	288
001	8	4	352.8	384
010	10	5	441	480
011	12	6	529.2	576
100	14	7	617.4	672
101	16	8	705.6	768
110	20	10	882	960
111	24	12	1058.4	1152

The Class-D power stage Over Current detector issues a latching fault if the load current exceeds the safe limit for the device. The threshold can be proportionately adjusted if desired by programming bits 4-5 of register 0x08. Table 7 shows the relative setting for each Over Current setting.

**Table 7. Over Current Threshold Settings** 

OC_THRESH [1:0]	OVERCURRENT THRESHOLD (%)
00	100
01	75
10	50
11	25



#### 7.4 Device Functional Modes

This section describes the modes of operation for the TAS5720L/M device.

Table 8. Typical Current Consumption(1)

INPUT VOLTAGE V <sub>PVDD</sub> (V)	MODE	PWM FREQUENCY f <sub>PWM</sub> (kHz)	I <sub>PVDD</sub> +I <sub>AVDD</sub> (mA)	INPUT CURRENT I <sub>DVDD</sub> (mA)
	Idle and Mute	384	14.5	4.1
7.2	idle and Mule	768	18.4	4.1
1.2	Sleep	_	9.0	1.32
	Shutdown	_	0.039	0.077
	Idla and Muta	384	17.4	4.1
12	Idle and Mute	768	21.3	4.1
	Sleep	_	9.0	1.32
	Shutdown	_	0.045	0.077
	Idle and Mute	384	19.4	4.4
4-5		768	22.9	4.1
15	Sleep	_	9.1	1.32
	Shutdown	_	0.049	0.077
	Lallan and Marka	384	22.4	4.4
40	Idle and Mute	768	24.8	4.1
19	Sleep	_	9.3	1.32
	Shutdown	_	0.054	0.077
	Idla and Marks	384	26.2	4.4
04	Idle and Mute	768	26.9	4.1
24	Sleep	_	9.4	1.32
	Shutdown		0.061	0.077

<sup>(1)</sup>  $T_A = 25^{\circ}C$ , PVDD pin tied to AVDD pin,  $V_{DVDD} = 3.3$  V,  $R_{LOAD} = 4\Omega$ ,  $f_{IN} = Idle$ ,  $f_S = 48$  kHz, Gain = 20.7 dBV

#### 7.4.1 Shutdown Mode (SDZ)

The device enters shutdown mode if either the SDZ pin is asserted low or the  $I^2C$  SDZ register bit is set low (bit 0, reg 0x01). In shutdown mode, the device consumes the minimum quiescent current with most analog and digital blocks powered down. The Class-D amplifier power stage powers down and the output pins are in a Hi-Z state.  $I^2C$  communication remains possible in shutdown mode and register bits states are retained.

If a latching fault condition has occurred (over temperature, Over Current or DC detect), the SDZ pin or I<sup>2</sup>C bit must toggle low before the fault register can be cleared. For more information on faults and recovery, see the *Faults and Status* section.

When the device exits shutdown mode (by releasing both the SDZ pin high and setting the I<sup>2</sup>C SDZ register bit high), the device powers up the internal analog and digital blocks required for operation. If the I<sup>2</sup>C SLEEP bit is set low (bit 1, reg 0x01), the device powers up the Class-D amplifier and begins the switching of the power stage. If the I<sup>2</sup>C MUTE bit is set low (bit 4, reg 0x03), the device ramps up the volume to the current setting and begins playing audio.

If shutdown mode is asserted while audio is playing, the device ramps down the volume on the audio, stops the Class-D switching, puts the Class-D power stage output pins in a Hi-Z state and powers down the analog and digital blocks.

#### 7.4.2 Sleep Mode

Sleep mode is similar to shutdown mode, except analog and digital blocks required to begin playing audio quickly are left powered up. Sleep mode operates as a *hard mute* where the Class-D amplifier stops switching, but the device does not power down completely. Entering sleep mode does not clear latching faults.



#### 7.4.3 Active Mode

If shutdown mode and sleep mode are not asserted, the device is in active mode. During active mode, audio playback is enabled.

#### 7.4.4 Mute Mode

When the I<sup>2</sup>C\_MUTE bit is set high (bit 4, reg 0x03) and the device is in active mode, the volume is ramped down and the Class-D amplifier continues to operate with an idle audio input.

#### 7.4.5 Faults and Status

During the power-up sequence, the power-on-reset circuit (POR) monitoring the DVDD pin domain releases all registers from reset (including the I<sup>2</sup>C registers) once DVDD is valid. The device does not exit shutdown mode until the PVDD pin has a valid voltage between the undervoltage lockout (UVLO) and overvoltage lockout (OVLO) thresholds. If DVDD drops below the POR threshold the device transitions into shutdown mode with all registers held in reset. If UVLO or OVLO thresholds are violated by the PVDD pin thresholds, the device transitions into shutdown mode, but registers are not be forced into reset. Both of the conditions are non-latching and the device operates normally once supply voltages are valid again. The device can be reset only by reducing DVDD below the POR threshold.

The device transitions into sleep mode if it detects any faults with the SAIF clocks such as

- Invalid MCLK to LRCLK and BCLK to LRCLK ratios
- Invalid MCLK and LRCLK switching rates
- Halting of MCLK, BCLK or LRCLK switching

Upon detection of a SAIF clock error, the device transitions into sleep mode as quickly as possible to limit the possibility of audio artifacts. Once all SAIF clock errors are resolved, the device will volume ramp back to the previous playback state. During a SAIF clock error, the FAULTZ pin will be asserted low and the CLKE bit will be asserted high (register 0x08, bit 3).

While operating in shutdown mode, the SAIF clock error detect circuitry powers down and the CLKE bit reads high. This reading is not an indication of a SAIF clock error. If the device has not entered active mode after a power-up sequence or after transitioning out of shutdown mode, the FAULTZ pin pulses low for only approximately 10 µs every 350 µs. This action prevents a possible locking condition if the FAULTZ is connected to the SDZ pin to accomplish automatic recovery. Once the device has entered active mode one time (after power up or deassertion of shutdown mode), the SAIF clock errors pull the FAULTZ pin low continuously until the fault has cleared.

The device also monitors die temperature, power stage load current and amplifier output DC content and issues latching faults if any of the conditions occur. A die temperature of approximately 150°C causes the device to enter sleep mode and issue an Over-temperature error (OTE) readable via  $I^2C$  (bit 0, reg 0x08).

Sustained excessive DC content at the output of the Class-D amplifier can damage loudspeakers via voice coil heating. The amplifier has an internal circuit to detect significant DC content that forces the device into sleep mode. The device issues a DC detect error (DCE) readable via I<sup>2</sup>C (bit 1, reg 0x08).

If the Class-D amplifier load current exceeds the threshold set by the OC\_THRESH register bits (bits 5-4, reg 0x08), the device enters sleep mode and issues an Over Current Error (OCE) that is readable via I<sup>2</sup>C (bit 2, reg 0x08).

During OTE, DCE and OCE, the FAULTZ pin asserts low until the latched fault is cleared. FAULTZ is an open drain pin and requires a pull-up resistor to the DVDD pin.

Latched faults can be cleared only by toggling the SDZ pin or SDZ I<sup>2</sup>C bit (bit 0, reg 0x01). This toggle does not clear I<sup>2</sup>C registers (except the fault status of OTE, OCE and DCE). If the device is intended to attempt automatic recovery after latching faults, implement a circuit like the one shown in Figure 50. The device waits approximately 650 ms after a DCE fault has cleared and 1.3 s after an OTE or OCE fault has cleared before releasing FAULTZ high and allowing the device to enter active mode.






Figure 50. Auto Recovery Circuit

### 7.5 Register Maps

When writing to registers with reserved bits, maintain the values shown in Table 9 to ensure proper device operation. Default register values are loaded during the power-up sequence or any time the DVDD voltage falls below the power-on-reset (POR) threshold and then returns to valid operation.

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



# Table 9. I<sup>2</sup>C Register Map Summary

ADDR	ADDR	REGISTER				REGIST	ER BITS				DEFAULT			
(Dec)	(Hex)	NAME	В7	В6	B5	B4	В3	B2	B1	В0	(Hex)			
0	000			DEVICE_ID										
0	0x00	Device ID	0	0	0	0	0	0	0	1	0x01			
1	0x01	Power Control			DIGITAL_CLIP_	LEVEL [19:14]			SLEEP	SDZ	0xFD			
ı	UXUT	Power Control	1	1	1	1	1	1	0	1	UXFD			
2	0x02	Digital Control 1	HPF_BYPASS	PF_BYPASS TDM_CFG_SRC RSV					SAIF_FORMAT	IAT 0.01				
2	UXU2	Digital Control 1	0	0	0	0	0	1	0	0	0x04			
3	0.00 0: 11.10 1.10		0 0.00	Digital Cantual C		RSV		MUTE	RSV	Т	DM_SLOT_SELE	CT	000	
3	0x03	Digital Control 2	1	0	0	0	0	0	0	0	0x80			
4	0x04	Valuma Cantral		VOLUME_CONTROL						VOLUME_CONTROL				٥٠،٥٢
4	UXU4	Volume Control	1	1	0	0	1	1	1	1	0xCF			
6	0x06	Analag Cantral	RSV		PWM_RATE	•	ANALO	G_GAIN	R	SV	0x55			
0	UXU6	Analog Control	0	1	0	1	0	1	0	1	0x55			
0	000	Fault Config and	F	RSV	OC_T	HRESH	CLKE	OCE	DCE	OTE	000			
8	80x0	Error Status	0	0	0	0	0	0	0	0	0x00			
16	0.40	Digital Oliganas O		DIGITAL_CLIP_LEVEL[13:6]							٥٠٠٢			
16	0x10	Digital Clipper 2	1	1	1	1	1	1	1	1	0xFF			
47	011	Digital Olima - : 4	DIGITAL_CLIP_LEVEL[5:0]			RSV								
17	0x11	Digital Clipper 1	1	1	1	1	1	1	0	0	0xFC			


Submit Documentation Feedback

33



#### 7.5.1 Device Identification

### Figure 51. Device Identification, Address: 0x000



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 10. Device Identification, Address: 0x000

Bit	Field	Туре	Reset	Description	
7	DEVICE_ID[7:0]		0		
6			0		
5			0		
4		R	0	This register returns a value of 0,01 when read	
3		0 0 0 1	0	This register returns a value of 0x01 when read.	
2				0	
1			0		
0			1		

#### 7.5.2 Power Control Register

### Table 11. Power Control Register, Address: 0x001

7	6	5	4	3	2	1	0
DIGITAL_CLIP_LEVEL						SLEEP	SDZ
	R/W					R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 12. Power Control Register, Address: 0x001

Bit	Field	Туре	Reset	Description
7	DIGITAL_CLIP_LEVEL[19:14]	R/W	1	
6			1	This variates holds the ten C hits of the CO hit Digital Cliness
5			1	This register holds the top 6-bits of the 20-bit Digital Clipper level. The Digital Clipper limits the magnitude of the sample
4			1	applied to the DAC. See the <i>Digital Clipper</i> section for more
3			1	information.
2			1	
1	SLEEP	R/W	0	When the device enters SLEEP mode, volume ramps down and the Class-D output stage powers down to a Hi-Z state. The rest of the blocks will be kept in a state such that audio playback can be restarted as quickly as possible. This mode has lower dissipation than MUTE, but higher than SHUTDOWN. For more information see the <i>Device Functional Modes</i> section.  0: Exit Sleep (default)  1: Enter Sleep
0	SDZ	R/W	1	The device enters SHUTDOWN mode if either this bit is set to a 0 or the SDZ pin is pulled low externally. In SHUTDOWN, the device holds the lowest dissipation state. I <sup>2</sup> C communication remains functional and all registers are retained. For more information see the <i>Device Functional Modes</i> section. 0: Enter SHUTDOWN 1: Exit SHUTDOWN (default)



### 7.5.3 Digital Control Register 1

### Table 13. Digital Control Register 1, Address: 0x002

			•		•			
7	7	6	5	4	3	2	1	0
HPF_B	YPASS TDM_	_CFG_SR C	RS	V	SSZ/DS		SAIF_FORMAT	
R/	W	R/W	R/\	N	R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 14. Digital Control Register 1, Address: 0x002

	Table 14. Digital Control Hegister 1, Address. 0x002						
Bit	Field	Type	Reset	Description			
7	HPF_BYPASS	R/W	0	The high-pass filter removes any DC component in the audio content that could trip the DC detect protection feature in the amplifer, which is a latching fault. Setting this bit bypasses the high-pass filter. See the <i>High-Pass Filter (HPF)</i> section for more information.  0:Enable high-pass filter (default)  1: Bypass high-pass filter			
6	TDM_CFG_SRC	R/W	0	This bit determines how the device selects which audio channel direct to the playback stream. See the <i>Serial Audio Interface</i> ( <i>SAIF</i> ) section for more information.  0:Set TDM Channel to I <sup>2</sup> C Device ID (default).  1:Set TDM Channel to TDM_SLOT_SELECT in register 0x03.			
5	DOV[1:0]	R/W	0	These bits are reserved and should be set to 00 when writing			
4	RSV[1:0]	R/W	0	this register.			
3	SSZ/DS	R/W	0	This bit sets the sample rate to single speed or double speed operation. See the Serial Audio Interface (SAIF) section for more information.  0: Single speed operation (44.1 kHz/48 kHz) - default.  1: Double speed operation (88.2 kHz/96 kHz)			
2		R/W	1	These bits set the Serial Audio Interface format. See the Serial Audio Interface (SAIF) section for more information.  000: Right justified, 24-bit  001: Right justified, 20-bit			
1	SAIF_FORMAT[2:0]	R/W	0	010: Right justified, 18-bit 011: Right justified, 16-bit 100: I <sup>2</sup> S (default)			
0		R/W	0	101: Left Justified, 16-24 bits 110: Reserved. Do not select this value. 111: Reserved. Do not select this value.			



#### 7.5.4 Digital Control Register 2

### Table 15. Digital Control Register 2, Address: 0x003

7	6	5	4	3	2	1	0
	RSV		MUTE	RSV		TDM_SLOT_SELE	
	R/W		R/W			R/W	


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 16. Digital Control Register 2, Address: 0x003

Bit	Field	Туре	Reset	Description
7		R/W	1	
6	RSV[2:0]	R/W	0	These bits are reserved and should be set to 100 when this register is written to
5		R/W	0	Togistor is written to
4	MUTE	R/W	0	When set the device ramps down volume and play idle audio. See the Amplifier Analog Gain and Digital Volume Control section for more information. 0: Exit mute mode (default) 1: Enter mute mode
3	RSV	R/W	0	This bit is reserved and should be set to 0 when writing to this register.
2	TDM_SLOT_SELECT[2:0]	R/W	0	When the TDM_CFG_SRC bit is set to 1 in register 0x02, these
1		R/W	0	bits select which TDM channel is directed to audio playback.  See the Serial Audio Interface (SAIF) section for more
0		R/W	0	information

### 7.5.5 Volume Control Register

### Table 17. Volume Control Register, Address: 0x004



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 18. Volume Control Register, Address: 0x004

Bit	Field	Туре	Reset	Description
7	VOLUME_CONTROL[7:0]	R/W	1	This register sets the Digital Volume Control, which ranges from -100 dB to +24 dB in 0.5 dB steps. Register settings of less than 0x07 are equivalent to setting the Mute bit in register 0x03. See the <i>Amplifier Analog Gain and Digital Volume Control</i> section for more information. 0xFF: +24.0 dB
6		R/W	1	0xFE: +23.5 dB
5		R/W	0	
4		R/W	0	0xCF: 0 dB (default)
3		R/W	1	
2		R/W	1	0x08: -99.5 dB
1		R/W	1	0x07: -100 dB
0		R/W	1	< 0x07: MUTE



### 7.5.6 Analog Control Register

## Table 19. Analog Control Register, Address: 0x006

7	6	5	4	3	2	1	0	
RSV		PWM_RATE		ANALO	G_GAIN	RSV		
R/W		R/W		R	/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 20. Analog Control Register, Address: 0x006

Bit	Field	Time	Danat	Description
BIT	Field	Туре	Reset	Description
7	RSV	R/W	0	This bit is reserved and should be set to a 0 when this register is written to.
6	PWM_RATE[2:0]	R/W	1	These bits set the PWM switching rate, which is a locked ratio of LRCLK. For more information see the <i>Class-D Amplifier Settings</i> section.  000: 6 × LRCLK (single speed), 3 × LRCLK (double speed)  001: 8 × LRCLK (single speed), 4 × LRCLK (double speed)
5		R/W	0	010: 10 × LRCLK (single speed), 5 × LRCLK (double speed) 011: 12 × LRCLK (single speed), 6 × LRCLK (double speed) 100: 14 × LRCLK (single speed), 7 × LRCLK (double speed)
4		R/W	1	101: 16 × LRCLK (single speed), 8 × LRCLK (double speed) - default 110: 20 × LRCLK (single speed), 10 × LRCLK (double speed) 111: 24 × LRCLK (single speed), 12 × LRCLK (double speed)
3	ANALOG_GAIN[1:0]	R/W	0	Sets the analog gain of the Class-D amplifer. The values shown indicate the output level with digital volume control set to 0 dB and a full scale digital input (0 dBFS). This level might not be acheivable because of analog clipping. See the Amplifier Analog Gain and Digital Volume Control section for more information. 00: 19.2 dBV 01: 20.7 dBV (default)
2		R/W	1	10: 23.5 dBV 11: 26.3 dBV
1	20111 01	R/W	0	These bits are reserved and should be set to 01 when writing to
0	RSV[1:0]	R/W	1	this register



### 7.5.7 Fault Configuration and Error Status Register

## Table 21. Fault Configuration and Error Status Register, Address: 0x008

7	6	5 4		3	3 2		0
RS	SV	OC_TH	HRESH	CLKE	OCE	DCE	OTE
R/	W	R/W		R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 22. Fault Configuration and Error Status Register, Address: 0x008

Bit	Field	Туре	Reset	Description
7	RSV[1:0]	R/W	0	This bit is reserved and should be set to a 00 when this register
6	H3V[1.0]	R/W	0	is written to.
5	OC_THRESH[1:0]	R/W	0	This register sets the Over Current detector threshold. For more information see the <i>Class-D Amplifier Settings</i> section. 00: 100% of Over Current limit (default) 01: 75% of Over Current limit
4		R/W	1	10: 50% of Over Current limit 11: 25% of Over Current limit
3	CLKE	R	0	This bit indicates the status of the SAIF clock error detector. This is a self clearning value. 0: No SAIF clock errors. 1: SAIF clock errors are present.
2	OCE	R	0	This bit indicates the status of the over current error detector. This is a latching value 0: The Class-D output stage has not experienced an over current event. 1: The Class-D output stage has experienced an over current event.
1	DCE	R	0	This bit indicates the status of the DC detector. This is a latching value.  0: The Class-D output stage has not experienced a DC detect error.  1: The Class-D output stage has experienced a DC detect error.
0	OTE	R	0	This bit indicates the status of the over temperature detector. This is a latching value. 0: The Class-D output stage has not experienced an over temperature error. 1: The Class-D output stage has experienced an over temperature error.



# 7.5.8 Digital Clipper 2

### Table 23. Digital Clipper 2, Address: 0x010

7	6	5	4	3	2	1	0		
DIGITAL_CLIP_LEVEL									
	R/W								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 24. Digital Clipper 2, Address: 0x010

Bit	Field	Туре	Reset	Description
7	-	R/W	1	
6		R/W	1	
5		R/W	1	This register holds the hits 12 through 6 of the 20 hit Digital
4		R/W	1	This register holds the bits 13 through 6 of the 20-bit Digital Clipper level. The Digital Clipper limits the magnitude of the
3	DIGITAL_CLIP_LEVEL[13:6]	R/W	1	sample applied to the DAC. See the <i>Digital Clipper</i> section for
2		R/W	1	more information.
1		R/W	1	
0		R/W	1	

## 7.5.9 Digital Clipper 1

## Table 25. Digital Clipper 1, Address: 0x011

7	6	5	4	3	2	1	0			
DIGITAL_CLIP_LEVEL										
	R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 26. Digital Clipper 1, Address: 0x011

Bit	Field	Туре	Reset	Description
7	DIGITAL CLIP LEVEL[5:0]	R/W	1	
6		R/W	1	This register holds the hits E through 0 of the 20 hit Digital
5		R/W	1	This register holds the bits 5 through 0 of the 20-bit Digital Clipper level. The Digital Clipper limits the magnitude of the
4		R/W	1	sample applied to the DAC. See the <i>Digital Clipper</i> section for
3		R/W	1	more information.
2		R/W	1	
1	DCV[1:0]	R/W	0	These bits are reserved and should be set to 00 when writing to
0	RSV[1:0]	R/W	0	this register.



# 8 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

This section describes a filter-free, TDM application.

## 8.2 Typical Application




Figure 52. Filter Free 3-Wire TDM Application Circuit (I2C DEV ID = 0x6C)

#### 8.2.1 Design Requirements

- Input voltage range PVDD and AVDD: 4.5 V to 26.4 V
- Input voltage range DVDD: 3.3 V to 3.6 V
- Input sample rate: 44.1 kHz to 48 kHz or 88.2 kHz to 96 kHz
- I<sup>2</sup>C clock frequency: up tp 400 kHz

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



### Typical Application (continued)

#### 8.2.2 Design Procedure

#### 8.2.2.1 Overview

The TAS5720L/M is a flexible and easy to use Class D amplifier; therefore the design process is straightforward. Before beginning the design, gather the following information regarding the audio system.

- · PVDD rail planned for the design
- · Speaker or load impedance
- Audio sample rate
- Maximum output power requirement
- Desired PWM frequency

#### 8.2.2.2 Select the PWM Frequency

Set the PWM frequency by writing to the PWM\_RATE bits (bits 6-4, reg 0x06). The default setting for this register is 101, which is  $16 \times LRCLK$  for single speed applications and  $8 \times LRCLK$  for double speed application. This value equates to a default PWM frequency of 768 kHz for a 48 Hz sample rate.

#### 8.2.2.3 Select the Amplifier Gain and Digital Volume Control

To select the amplifier gain setting, the designer must determine the maximum power target and the speaker impedance. Once the parameters have been determined, calculate the required output voltage swing which delivers the maximum output power.

Choose the lowest analog gain setting that corresponds to produce an output voltage swing greater than the required output swing for maximum power. The analog gain can be set by writing to the ANALOG\_GAIN bits (bits 3-2, reg 0x06). The default gain setting is 20.7 dBV referenced to 0dBFS input.

### 8.2.2.4 Select Input Capacitance

Select the bulk capacitors at the PVDD inputs for proper voltage margin and adequate capacitance to support the power requirements. The TAS5720L/M has very good PVDD PSRR, so the capacitor is more about limiting the ripple and droop for the rest of system than preserving good audio performance. The amount of bulk decoupling can be reduced as long as the droop and ripple is acceptable. One capacitor should be placed near the PVDD inputs at each side of the device. PVDD capacitors should be a low ESR type because they are being used in a high-speed switching application.

### 8.2.2.5 Select Decoupling Capacitors

Good quality decoupling capacitors should be added at each of the PVDD inputs to provide good reliability, good audio performance, and to meet regulatory requirements. X5R or better ratings should be used in this application. Consider temperature, ripple current, and voltage overshoots when selecting decoupling capacitors. Also, the decoupling capacitors should be located near the PVDD and GND connections to the device to minimize series inductances.


#### 8.2.2.6 Select Bootstrap Capacitors

Each of the outputs require bootstrap capacitors to provide gate drive for the high-side output FETs. For this design, use  $0.22-\mu F$ , 25-V capacitors of X5R quality or better.



## **Typical Application (continued)**

#### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The power supply requirements for the TAS5720L/M device consist of one 3.3-V supply to power the low-voltage analog and digital circuitry and one higher-voltage supply to power the output stage of the speaker amplifier. Several on-chip regulators are included on the TAS5720L/M device to generate the voltages necessary for the internal circuitry of the audio path. The voltage regulators which have been integrated are sized only to provide the current necessary to power the internal circuitry. The external pins are provided only as a connection point for off-chip bypass capacitors to filter the supply. Connecting external circuitry to the regulator outputs can result in reduced performance and damage to the device.

The TAS5720L/M requires two power supplies. A 3.3-V supply, called DVDD, is required to power the digital section of the chip. A higher-voltage supply, between 4.5 V and 26.4 V, supplies the analog circuitry (AVDD) and the power stage (PVDD). The AVDD supply feeds several LDOs including GVDD, VREG, and VCOM. The LDO outputs are connected to external pins for filtering purposes, but should not be connected to external circuits. The LDO outputs have been sized to provide current necessary for internal functions but not for external loading.

### 10 Layout

### 10.1 Layout Guidelines

- Pay special attention to the power stage power supply layout. Each H-bridge has two PVDD input pins so that decoupling capacitors can be placed nearby. Use at least a 0.1-μF capacitor of X5R quality or better for each set of inputs.
- Keep the current circulating loops containing the supply decoupling capacitors, the H-bridges in the device and the connections to the speakers as tight as possible to reduce emissions.
- Use ground planes to provide the lowest impedance for power and signal current between the device and the
  decoupling capacitors. The area directly under the device should be treated as a central ground area for the
  device, and all device grounds must be connected directly to that area.
- Use a via pattern to connect the area directly under the device to the ground planes in copper layers below the surface. This connection helps to dissipate heat from the device.
- Avoid interrupting the ground plane with circular traces around the device. Interruption disconnects the copper and interrupt flow of heat and current. Radial copper traces are better to use if necessary.

42 Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



# 10.2 Layout Example




Figure 55. TAS5720L Layout Example

Submit Documentation Feedback



## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 27. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TAS5720L	Click here	Click here	Click here	Click here	Click here
TAS5720M	Click here	Click here	Click here	Click here	Click here

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5720LRSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	TAS 5720L	Samples
TAS5720LRSMT	ACTIVE	VQFN	RSM	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	TAS 5720L	Samples
TAS5720MRSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	TAS 5720M	Samples
TAS5720MRSMT	ACTIVE	VQFN	RSM	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	TAS 5720M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5720LRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TAS5720LRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TAS5720MRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TAS5720MRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 20-Apr-2023




#### \*All dimensions are nominal

7 III GIII GII GII GII GII GII GII GII G								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TAS5720LRSMR	VQFN	RSM	32	3000	346.0	346.0	33.0	
TAS5720LRSMT	VQFN	RSM	32	250	210.0	185.0	35.0	
TAS5720MRSMR	VQFN	RSM	32	3000	346.0	346.0	33.0	
TAS5720MRSMT	VQFN	RSM	32	250	210.0	185.0	35.0	

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated