# ISD ChipCorder® ISD1700 Series Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of Audio Product Line based system design. Nuvoton assumes no responsibility for errors or omissions. All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation. www.nuvoton.com

## TABLE OF CONTENTS

1	GENERAL DESCRIPTION								
2	FEATURES 4								
3	BLOCK DIAGRAM								
4	PINOUT CONFIGURATION								
5	PIN DESCRIPTION								
6	MODES OF OPERATIONS								
	6.1 Standalone (Push-Button) Mode								
	6.2 SPI Mode								
7	TIMING DIAGRAMS								
	7.1 Basic Operation								
0	7.2 SPI Operation								
8	ABSOLUTE MAXIMUM RATINGS								
0									
9	ELECTRICAL CHARACTERISTICS								
	9.1 DC Parameters								
10	TYPICAL APPLICATION CIRCUITS								
11	PACKAGING								
11	11.1 28-Lead 300-Mil Plastic Small Outline Integrated Circuit (SOIC)								
	11.2 28-Lead 600-Mil Plastic Dual Inline Package (PDIP)								
12	ORDERING INFORMATION								
13									
Im	portant Notice								

#### 1 GENERAL DESCRIPTION

The Nuvoton<sup>®</sup> ISD1700 ChipCorder<sup>®</sup> Series is a high quality, fully integrated, singlechip multi-message voice record and playback device ideally suited to a variety of electronic systems. The message duration is user selectable in ranges from 26 seconds to 120 seconds, depending on the specific device. The sampling frequency of each device can also be adjusted from 4 kHz to 12 kHz with an external resistor, giving the user greater flexibility in duration versus recording quality for each application. Operating voltage spans a range from 2.4 V to 5.5 V to ensure that the ISD1700 devices are optimized for a wide range of battery or line-powered applications.

The ISD1700 is designed for operation in either standalone or microcontroller (SPI) mode. The device incorporates a proprietary message management system that allows the chip to self-manage address locations for multiple messages. This unique feature provides sophisticated messaging flexibility in a simple push-button environment. The devices include an on-chip oscillator (with external resistor control), microphone preamplifier with Automatic Gain Control (AGC), an auxiliary analog input, anti-aliasing filter, Multi-Level Storage (MLS) array, smoothing filter, volume control, Pulse Width Modulation (PWM) Class D speaker driver, and current/voltage output.

The ISD1700 devices also support an optional "vAlert" (voiceAlert) feature that can be used as a new message indicator. With vAlert, the device flashes an external LED to indicate that a new message is present. Besides, four special sound effects are reserved for audio confirmation of operations, such as "Start Record", "Stop Record", "Erase", "Forward", "Global Erase", and etc.

Recordings are stored into on-chip Flash memory, providing zero-power message storage. This unique single-chip solution is made possible through Nuvoton's patented Multi-Level Storage (MLS) technology. Audio data are stored directly in solid-state memory without digital compression, providing superior quality voice and music reproduction.

Voice signals can be fed into the chip through two independent paths: a differential microphone input and a single-ended analog input. For outputs, the ISD1700 provides a Pulse Width Modulation (PWM) Class D speaker driver and a separate analog output simultaneously. The PWM can directly drive a standard  $8\Omega$  speaker or typical buzzer, while the separate analog output can be configured as a single-ended current or voltage output to drive an external amplifier.

While in Standalone mode, the ISD1700 devices automatically enter into power down mode for power conservation after an operation is completed.

In the SPI mode, the user has full control via the serial interface in operating the device. This includes random access to any location inside the memory array by specifying the start address and end address of operations. SPI mode also allows access to the Analog Path Configuration (APC) register. This register allows flexible configuration of audio paths, inputs, outputs and mixing. The APC default configuration for standalone mode can also be modified by storing the APC data into a non-volatile register (NVCFG) that is loaded at initialization. Utilizing the capabilities of ISD1700 Series, designers have the control and flexibility to implement voice functionality into the high-end products.

#### 2 FEATURES

• Integrated message management systems for single-chip, push-button applications

- **REC** : level-trigger for recording
- **PLAY** : edge-trigger for individual message or level-trigger for looping playback sequentially
- **ERASE** : edge-triggered erase for first or last message or level-triggered erase for all messages
- **FWD** : edge-trigger to advance to the next message or fast message scan during the playback
- **VOL** : 8 levels output volume control
- RDY/INT : ready or busy status indication
- **RESET** : return to the default state
- o Automatic power-down after each operation cycle
- Selectable sampling frequency controlled by an external oscillator resistor

Sampling Frequency	12 kHz	8 kHz	6.4 kHz	5.3 kHz	4 kHz
Rosc	53 kΩ	80 kΩ	100 kΩ	120 kΩ	160 kΩ

- Selectable message duration
  - A wide range selection from 20 secs to 480 secs pending upon sampling frequency chosen

Sample Freq.	Sample Freq. ISD1730		ISD17120	ISD17240
12 kHz	20 secs	40 secs	80 secs	160 secs
8 kHz	30 secs	60 secs	120 secs	240 secs
6.4 kHz	37 secs	75 secs	150 secs	300 secs
5.3 kHz	45 secs	90 secs	181 secs	362 secs
4 kHz	60 secs	120 secs	240 secs	480 secs

- Message and operation indicators
  - o Four customizable Sound Effects (SEs) for audible indication
  - o Optional vAlert (voiceAlert) to indicate the presence of new messages
  - $\circ\;$  LED: stay on during recording, blink during playback, forward and erase operations
- Dual operating modes
  - Standalone mode:
    - Integrated message management techniques
    - Automatic power-down after each operation cycle
  - SPI mode:


- Fully user selectable and controllable options via APC register and various SPI commands
- Two individual input channels
  - MIC+/MIC-: differential microphone inputs with AGC (Automatic Gain Control)
  - o Analn: single-ended auxiliary analog input for recording or feed-through
- Dual output channels

 $\circ~$  Differential PWM Class D speaker outputs directly drives an 8  $\Omega$  speaker or a typical buzzer

• Configurable AUD (current) or AUX (voltage) single-ended output drives external audio amplifier


- ChipCorder standard features
  - o High-quality, natural voice and audio reproduction
  - 2.4V to 5.5V operating voltage
  - o 100-year message retention (typical)
  - 100,000 record cycles (typical)
- Temperature options:
  - Commercial: 0°C to +50°C (die); 0°C to +70°C (packaged units)
  - Industrial: -40°C to +85°C (packaged units)
- Packaging types: available in Die, PDIP and SOIC
- Package option: Lead-free packaged units

## **3 BLOCK DIAGRAM**



## **4 PINOUT CONFIGURATION**

Refer to Design Guide for details before performing any design or PCB layout.



SOIC / PDIP

## **5 PIN DESCRIPTION**

Refer to Design Guide for details before performing any design or PCB layout.

PIN NAME	FUNCTIONS
V <sub>CCD</sub>	Digital Power Supply: Power supply for digital circuitry.
LED	LED: An LED output.
RESET	RESET: When active, the device enters into a known state.
MISO	<b>Master In Slave Out:</b> Data is shifted out on the falling edge of SCLK. When the SPI is inactive ( $\overline{SS} = high$ ), it's tri-state.
MOSI	<b>Master Out Slave In:</b> Data input of the SPI interface when ISD1700 is a slave. Data is latched into the device on the rising edge of SCLK.
SCLK	Serial Clock: Clock of the SPI interface.
SS	Slave Select: Selects as a slave device and enables the SPI interface.
Vssa	Analog Ground: Ground path for analog circuitry.
Analn	Analn: Auxiliary analog input to the device for recording or feed-through.
MIC+	MIC+: Non-inverting input of the differential microphone signal.
MIC-	MIC-: Inverting input of the differential microphone signal.
V <sub>SSP2</sub>	Ground: Ground path for negative PWM speaker drive.
SP-	SP-: The negative Class D PWM speaker output.
VCCP	Power Supply for PWM Speaker Driver: Power for PWM speaker drive.
SP+	<b>SP+:</b> The positive Class D PWM speaker output.
V <sub>SSP1</sub>	Ground: Ground path for positive PWM speaker drive.
AUD/AUX	Auxiliary Output: Either an AUD (current) or AUX (voltage) output.
AGC	Automatic Gain Control (AGC): The AGC adjusts the gain of the microphone preamplifier circuitry.
VOL	Volume: This control has 8 levels of volume adjustment.
Rosc	<b>Oscillator Resistor</b> : A resistor determines the sample frequency of the device, which sets the duration.
Vcca	Analog Power Supply. Power supply for analog circuitry.
FT	Feed-through: Enable the feed-through path for Analn signal to the outputs.
PLAY	<b>Playback:</b> Plays the recorded message individually, or plays messages sequential in a looping mode.
REC	Record: When active, starts recording message.
ERASE	Erase: When active, can erase individual message or do global erase.
FWD	Forward: Advances to the next message from the current location.
RDY/INT	An open drain output. Can review ready or interrupt status.
VSSD	Digital Ground: Ground path for digital circuitry

### 6 MODES OF OPERATIONS

The ISD1700 Series can operate in either Standalone (Push-Button) or microcontroller (SPI) mode.

#### 6.1 STANDALONE (PUSH-BUTTON) MODE

One can utilize the  $\overline{\text{REC}}$ ,  $\overline{\text{PLAY}}$ ,  $\overline{\text{FT}}$ ,  $\overline{\text{FWD}}$ ,  $\overline{\text{ERASE}}$ ,  $\overline{\text{VOL}}$  or  $\overline{\text{RESET}}$  control to initiate a desired operation. As completed, the device automatically enters into the power-down state.

#### 6.2 SPI MODE

In SPI mode, control of the device is achieved through the 4-wire serial interface via SPI commands.

For technical details, please refer to the design guide.

## 7 TIMING DIAGRAMS

The following estimated timing diagrams are not in proper scale.

## 7.1 BASIC OPERATION




Figure 12.1: Record Operation with No Sound Effect




Figure 12.2: Start and Stop Playback Operation






Figure 12.3: Single Erase Operation with No Sound Effect




Figure 12.4: Forward Operation with No Sound Effect






Figure 12.5: Global Erase Operation with or without Sound Effects




Figure 12.6: Reset Operation







Figure 12.7: Playback Operation with ramp up and ramp down effect at AUD output

## 7.2 SPI OPERATION



## Figure 12.8: SPI Operation

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS
SS Setup Time	T <sub>SSS</sub>	500			nsec
SS Hold Time	T <sub>SSH</sub>	500			nsec
Data in Setup Time	T <sub>DIS</sub>	200			nsec
Data in Hold Time	T <sub>DIH</sub>	200			nsec
Output Delay	T <sub>PD</sub>			500	nsec
Output Delay to HighZ	T <sub>DF</sub>			500	nsec
SS HIGH	T <sub>SSmin</sub>	1			µsec
SCLK High Time	T <sub>SCKhi</sub>	400			nsec
SCLK Low Time	T <sub>SCKlow</sub>	400			nsec
CLK Frequency	F <sub>0</sub>			1,000	KHz
Power-Up Delay <sup>[1]</sup>	T <sub>PUD</sub>		50		msec

Notes: <sup>[1]</sup> The value shown is based upon 8 kHz sampling frequency. Delay increases proportionally for slower sampling frequency.

## 8 ABSOLUTE MAXIMUM RATINGS

ABSOLUTE MAXIMUM RATINGS (DIE)<sup>[1]</sup>

CONDITIONS	VALUES
Junction temperature	150ºC
Storage temperature range	-65ºC to +150ºC
Voltage Applied to any pads	(V <sub>SS</sub> - 0.3V) to (V <sub>CC</sub> + 0.3V)
Power supply voltage to ground potential	-0.3V to +7.0V

## ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)<sup>[1]</sup>

CONDITIONS	VALUES
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage Applied to any pins	(Vss - 0.3V) to (Vcc + 0.3V)
Voltage applied to any pin (Input current limited to +/-20 mA)	(Vss – 1.0V) to (Vcc + 1.0V)
Power supply voltage to ground potential	-0.3V to +7.0V

<sup>[1]</sup> Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability. Functional operation is not implied at these conditions.

#### 8.1 **OPERATING CONDITIONS**

#### **OPERATING CONDITIONS (DIE)**

CONDITIONS	VALUES
Operating temperature range	0°C to +50°C
Supply voltage (V <sub>CC</sub> ) <sup>[1]</sup>	+2.4 V to +5.5 V
Ground voltage (Vss) [2]	0 V
Input voltage (V <sub>CC</sub> ) [1]	0 V to 5.5 V
Voltage applied to any pins	(V <sub>ss</sub> –0.3 V) to (V <sub>cc</sub> +0.3 V)

#### **OPERATING CONDITIONS (PACKAGED PARTS)**

CONDITIONS	VALUES
Operating temperature range (Case temperature)	-40°C to +85°C
Supply voltage (V <sub>DD</sub> ) <sup>[1]</sup>	+2.4V to +5.5V
Ground voltage (V <sub>SS</sub> ) <sup>[2]</sup>	0V
Input voltage (V <sub>DD</sub> ) <sup>[1]</sup>	0V to 5.5V
Voltage applied to any pins	(V <sub>SS</sub> –0.3V) to (V <sub>DD</sub> +0.3V)

<sup>[1]</sup>  $V_{CC} = V_{CCA} = V_{CCD} = V_{CCP}$ 

<sup>[2]</sup>  $V_{SS} = V_{SSA} = V_{SSD} = V_{SSP1} V_{SSP2}$ 

#### 9 ELECTRICAL CHARACTERISTICS

#### 9.1 DC PARAMETERS

PARA	METER	SYN	IBOL	MI	N	TYP	[1]	MA	X	UNITS	6	CONDITIONS	S	I
Supply Voltage		$V_{\text{DD}}$		2.4	4			5.5		V				
Input Low Voltage		VIL		Vss-	0.3			0.3x∖	/ <sub>DD</sub>	V				
Input High V	oltage	Vін		0.7x\	VDD			VDD	)	V				
Output Low '	Voltage	V <sub>OL</sub>		V <sub>SS</sub> -	0.3			0.3x∖	/ <sub>DD</sub>	V	$I_{OL} = 4$	4.0 mA <sup>[2]</sup>		
Output High	Voltage	Vон		0.7x\	VDD			VDD	)	V	Іон =	-1.6 mA <sup>[2]</sup>		
Record Curr	ent	IDD_Re	ecord			20				mA		5.5 V, No loa	,	
Playback Cu	rrent		ayback			20				mA	Samp	oling freq = 12	kHz	
Erase Curre	nt	IDD_Er	ase			20				mA				
Standby Cur	rent	I <sub>SB</sub>				1		10		μA	[3] [4]			
Input Leakag	ge Current	I <sub>ILPD1</sub>						±1		μA	Force	e V <sub>DD</sub>		
Input Curren	t Low	IILPD2		-3	;			-10	)	μA	Force	e V <sub>SS</sub> , others a	at Vcc	
Preamp Inpu	It Impedance	RMIC+,	Rмic-			7				kΩ	Powe	er-up AGC		
Analn Input	Impedance	RAnaln				42				kΩ	Wher	n active		
MIC D	ifferential Inpu	ut	V <sub>IN1</sub>			15			3	800	mV	Peak-to-Pea	k <sup>[5]</sup>	
	Input Voltage		V <sub>IN2</sub>							1	V	Peak-to-Pea	k	
Gain from M	IC to SP+/-	$A_{MSP}$		6				40		dB		15~300 mV, A		
												F, V <sub>CC</sub> = 2.4V~		
Speaker Out		RSPK		8						Ω		s both Speak	er pins	
AUX Output		R <sub>Aux</sub>	1	5	1					kΩ		n active		
Speak	ker Output Pov	ver	Pout					670			mW	$V_{DD} = 5.5 V$	1Vp-p,	
								313			mW	$V_{DD} = 4.4 V$	1 kHz : wave a	
								117			mW	$V_{DD}=3 V$	Analn.	
								49			mW	V <sub>DD</sub> = 2.4 V	$= 8 \Omega.$	IIOFN
Speak	er Output Volt	tage	V <sub>OUT1</sub>				١	Vdd			V	R <sub>SPK</sub> = 8Ω (S	peaker)	,
				1		1					-	Typical buzz	er	
AUX Output	V	V <sub>OUT2</sub>						1		V		-to-Peak		
AUX Output	DC Level	VOUTS				1.2				V		n active		
AUD		1	IAUD	1		1		3.0			mA	$V_{DD} = 4.5 V, F$		Ω 0
Volume Output Avol		Avol				0 to -	28			dB		os of 4dB each		
		<u> </u>			1		r	<u> </u>		[		ence to output		<u> </u>
Total	Harmonic Dist	ortion	THD					1			%	15 mV p-p 1		е
												wave, Cmes weighted	saye	
												weignieu		

Notes: <sup>[1]</sup> Conditions:  $V_{CC} = 4.5V$ , 8 kHz sampling frequency and  $T_A = 25^{\circ}C$ , unless otherwise stated.

<sup>[2]</sup> LED output during Record operation.

[3] V<sub>CCA</sub>, V<sub>CCD</sub> and V<sub>CCP</sub> are connected together. V<sub>SSA</sub>, V<sub>SSP1</sub>, V<sub>SSP2</sub> and V<sub>SSD</sub> are connected together.

<sup>[4]</sup>  $\overline{\text{REC}}$ ,  $\overline{\text{PLAY}}$ ,  $\overline{\text{FT}}$ ,  $\overline{\text{FWD}}$ ,  $\overline{\text{ERASE}}$ ,  $\overline{\text{VOL}}$  and  $\overline{\text{RESET}}$  must be at V<sub>CCD</sub>.

<sup>[5]</sup> Balanced input signal applied between MIC+ and MIC- as shown in the applications example. Single-ended MIC+ or MIC- input is recommended no more than 150 mV p-p.

#### 9.2 AC PARAMETERS

CHARACTERISTIC	SYMBOL	MIN	<b>TYP</b> <sup>[1]</sup>	MAX	UNITS	CONDITIONS
Sampling Frequency [2]	Fs	4		12	kHz	[2] [4]
Duration <sup>[3]</sup>	T <sub>Dur</sub>		Refer to duration table		sec	[3]
Rising Time	Tr			100	nsec	
Falling Time	Tf			100	nsec	
Debounce Time	T <sub>Deb</sub>	192/Fs			msec	[4]
Ramp Up Time	T <sub>RU</sub>		128/F <sub>S</sub>		msec	
Ramp Down Time	T <sub>RD</sub>		128/Fs		msec	
Initial Scan Time after power is applied	T <sub>Sc1</sub>			DRN/8/Fs	msec	DRN= device row# [4]
Initial Scan Time from PD state	T <sub>Sc2</sub>			DRN/16/Fs	msec	After a PB operation is run <sup>[4]</sup>
End Recording Time	T <sub>ER</sub>			32/F <sub>S</sub>	msec	[4]
LED High Time	T <sub>LH</sub>			0.5K/Fs	msec	[4]
LED Flash Time for SE1	T <sub>LS1</sub>		3.5K/Fs		sec	SE1 not recorded [5]
LED Flash Time for SE2	T <sub>LS2</sub>		7.5K/Fs		sec	SE2 not recorded [5]
LED Flash Time for SE3	T <sub>LS3</sub>		11.5K/Fs		sec	SE3 not recorded [5]
LED Flash Time for SE4	T <sub>LS4</sub>		15.5K/Fs		sec	SE4 not recorded [5]
SE1 Recorded Duration	T <sub>SE1</sub>			4K/Fs	sec	[4] [5]
SE2 Recorded Duration	T <sub>SE2</sub>			4K/Fs	sec	[4] [5]
SE3 Recorded Duration	T <sub>SE3</sub>			4K/Fs	sec	[4] [5]
SE4 Recorded Duration	T <sub>SE4</sub>			4K/Fs	sec	[4] [5]
Erase Time	TE		10MRN/Fs		sec	MRN=message row #
Global Erase Wait Time	T <sub>GE1</sub>			20K/Fs	sec	[4] [5]
Global Erase Time	T <sub>GE2</sub>		34/Fs		sec	
RESET Pulse	T <sub>Reset</sub>	1			μsec	All Fs <sup>[4]</sup>
Settle Time	T <sub>Set1</sub>			128/Fs	msec	[4]
Settle Time after Reset	T <sub>Set2</sub>			64/Fs	msec	[4]
LED Error Time	T <sub>LErr</sub>			27.5K/Fs	msec	[4] [5]
LED Cycle frequency	T <sub>Cyc</sub>	1		4	Hz	Pending upon Fs

Notes:  $^{[1]}$  Typical values:  $V_{CC}$  = 4.5 V,  $F_S$  = 8 kHz and @  $T_A$  = 25°C, unless otherwise stated.

<sup>[2]</sup> Characterization data shows that sampling frequency resolution is ±5 percent across temperature and voltage ranges.

<sup>[3]</sup> Characterization data shows that duration resolution is  $\pm 5$  percent across temperature and voltage ranges. <sup>[4]</sup> Vcc=2.4 V~5.5V


<sup>[5]</sup> K = 1024

#### **10 TYPICAL APPLICATION CIRCUITS**


The following typical applications examples on ISD1700 Series are for references only. They make no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionalities and etc.


The below notes apply to the following applications examples:

- \* These capacitors may be needed in order to optimize for the best voice quality, which is also dependent upon the layout of the PCB. Depending on system requirements, they can be 10 μF, 4.7 μF or other values. Please refer to the applications notes or consult Nuvoton for layout advice.
- \*\* It is important to have a separate path for each ground and power back to the related terminals to minimize the noise. Also, the power supplies should be decoupled as close to the device as possible.




#### Example #1: Recording using microphone input via push-button controls










## 10.1 GOOD AUDIO DESIGN PRACTICES

Nuvoton's ChipCorder are very high-quality single-chip voice recording and playback devices. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling are followed. See Application Information links below for details.

- Design considerations for ISD1600B Series (AN-CC1001.pdf)
- Good Audio Design Practices (apin11.pdf)
- Single-Chip Board Layout Diagrams (apin12.pdf)

## **11 PACKAGING**

11.1 28-LEAD 300-MIL PLASTIC SMALL OUTLINE INTEGRATED CIRCUIT (SOIC)




Plastic Small Outline Integrated Circuit (SOIC) Dimensions

		INCHES		MILLIMETERS				
	Min	Nom	Max	Min	Nom	Max		
Α	0.701	0.706	0.711	17.81	17.93	18.06		
В	0.097	0.097 0.101 0.104		2.46	2.56	2.64		
С	0.292	0.296	0.299	7.42	7.52	7.59		
D	0.005	0.009	0.0115	0.127	0.22	0.29		
E	0.014	0.016	0.019	0.35	0.41	0.48		
F		0.050			1.27			
G	0.400	0.406	0.410	10.16	10.31	10.41		
Н	0.024	0.032	0.040	0.61	0.81	1.02		

*Note:* Lead coplanarity to be within 0.004 inches.


### 11.2 28-LEAD 600-MIL PLASTIC DUAL INLINE PACKAGE (PDIP)



#### Plastic Dual Inline Package (PDIP) (P) Dimensions

	INCHES			MILLIMETERS		
	Min	Nom	Мах	Min	Nom	Max
Α	1.445	1.450	1.455	36.70	36.83	36.96
B1		0.150			3.81	
B2	0.065	0.070	0.075	1.65	1.78	1.91
C1	0.600		0.625	15.24		15.88
C2	0.530	0.540	0.550	13.46	13.72	13.97
D			0.19			4.83
D1	0.015			0.38		
E	0.125		0.135	3.18		3.43
F	0.015	0.018	0.022	0.38	0.46	0.56
G	0.055	0.060	0.065	1.40	1.52	1.65
Н		0.100			2.54	
J	0.008	0.010	0.012	0.20	0.25	0.30
S	0.070	0.075	0.080	1.78	1.91	2.03
0	0°		15°	0°		15°

### **12 ORDERING INFORMATION**



Part Number	Duration	Package	Temperature	Notes
I1730X	20 – 60 Seconds	Die	0°C to 50°C	
I1730SY	20 – 60 Seconds	SOIC-28	0°C to 70°C	
11730SYR	20 – 60 Seconds	SOIC-28, Tape & Reel	0°C to 70°C	
I1730SYI	20 – 60 Seconds	SOIC-28	-40°C to 85°C	
I1730SYIR	20 – 60 Seconds	SOIC-28, Tape & Reel	-40°C to 85°C	
I1730PY	20 – 60 Seconds	PDIP-28	0°C to 70°C	
I1730PYI	20 – 60 Seconds	PDIP-28	-40°C to 85°C	
I1760X	40 – 120 Seconds	Die	0°C to 50°C	
I1760SY	40 – 120 Seconds	SOIC-28	0°C to 70°C	
11760SYR	40 – 120 Seconds	SOIC-28, Tape & Reel	0°C to 70°C	
I1760SYI	40 – 120 Seconds	SOIC-28	-40°C to 85°C	
I1760SYIR	40 – 120 Seconds	SOIC-28, Tape & Reel	-40°C to 85°C	
I1760PY	40 – 120 Seconds	PDIP-28	0°C to 70°C	
I1760PYI	40 – 120 Seconds	PDIP-28	-40°C to 85°C	
I17120X	80 – 240 Seconds	Die	0°C to 50°C	
I17120SY	80 – 240 Seconds	SOIC-28	0°C to 70°C	
I17120SYR	80 – 240 Seconds	SOIC-28, Tape & Reel	0°C to 70°C	
I17120SYI	80 – 240 Seconds	SOIC-28	-40°C to 85°C	
117120SYIR	80 – 240 Seconds	SOIC-28, Tape & Reel	-40°C to 85°C	
I17120PY	80 – 240 Seconds	PDIP-28	0°C to 70°C	
I17120PYI	80 – 240 Seconds	PDIP-28	-40°C to 85°C	
I17240X	160 – 480 Seconds	Die	0°C to 50°C	
I17240SY	160 – 480 Seconds	SOIC-28	0°C to 70°C	
I17120SYR	160 – 480 Seconds	SOIC-28, Tape & Reel	0°C to 70°C	
I17240SYI	160 – 480 Seconds	SOIC-28	-40°C to 85°C	
I17240PY	160 – 480 Seconds	PDIP-28	0°C to 70°C	
I17240PYI	160 – 480 Seconds	PDIP-28	-40°C to 85°C	

## **13 REVISION HISTORY**

VERSION	DATE	DESCRIPTION
1.0	Sep, 2006	Initial version
1.1	Nov, 2006	Revise Pinout Configuration & Pin Description sections
1.2	Jan, 2007	Revise Rosc resistor value
		Revise Selectable Message Duration section
		Update standby current, sampling frequency & duration parameters
1.3	Oct 31, 2008	Change logo.
2.0	Feb 4, 2010	Remove preliminary sign.
2.1	Mar, 2017	Removed TSOP pakage option (Not recommended for new Desig)
2.2	Apr 1, 2020	Update Document Format
2.3	Jun 28, 2021	Update Ordering Information



#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.