# FemtoClock**®** NG Crystal-to-LVCMOS/LVTTL Clock Synthesizer

# **ICS840N051I**

## **DATASHEET**

# **General Description**

The ICS840N051I is a LVCMOS/LVTTL clock synthesizer designed for SDH/SONET and Ethernet applications. The device generates a selectable 155.52MHz or 77.76MHz clock signal with excellent phase jitter performance. The device uses IDT's fourth generation FemtoClock<sup>®</sup> NG technology for an optimum of high clock frequency, low phase noise performance and low power consumption.The device supports 2.5V or 3.3V voltage supply and is packaged in a small, lead-free (RoHS 6) 8-lead TSSOP package. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.

## **Features**

- **•** Fourth generation FemtoClock® NG technology
- **•** 155.52MHz output clock synthesized from a 19.44MHz fundamental mode crystal
- **•** One 2.5V or 3.3V LVCMOS/LVTTL clock output
- **•** Crystal interface designed for a 12pF parallel resonant crystal
- **•** RMS phase jitter @ 155.52MHz, using a 19.44MHz crystal (12kHz - 20MHz): 0.482ps (maximum)
- **•** RMS phase jitter @ 156.25MHz, using a 19.53125MHz crystal (1.875MHz - 20MHz): 0.138ps (maximum)
- **•** LVCMOS interface levels for the control inputs
- **•** Full 2.5V or 3.3V supply voltage
- **•** Lead-free (RoHS 6) packaging
- **•** -40°C to 85°C ambient operating temperature

#### **OE Function Table**



NOTE: OE is an asynchronous control

#### **FREQ\_SEL Frequency Table**



NOTE: FREQ\_SEL is an asynchronous control.



# **Block Diagram Pin Assignment**



# **Pin Descriptions and Characteristics**

#### **Table 1. Pin Descriptions**



NOTE: Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### **Table 2. Pin Characteristics**



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



# **DC Electrical Characteristics**

#### **Table 3A. Power Supply DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$  **or**  $2.5V \pm 5\%$ **,**  $T_A = -40^{\circ}C$  **to**  $85^{\circ}C$



### **Table 3B. LVCMOS/LVTTL DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$  **or 2.5V** $\pm 5\%$ **,**  $T_A = -40\degree$ **C to 85** $\degree$ **C**



NOTE 1: Output terminated with 50 $\Omega$  to V<sub>DD</sub> / 2. See Parameter Measurement Information Section, LVCMOS Output Load Test Circuit Diagrams.

#### **Table 4. Crystal Characteristics**



## **AC Characteristics**

#### **Table 5. AC Characteristics,**  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$  or 2.5V $\pm 5\%$ ,  $T_A = -40\degree$ C to 85 $\degree$ C



NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized with 19.2MHz, 19.44MHz and 19.53125MHz crystals.

NOTE 1: Please refer to the phase noise plots.

# ICS840N051I Data Sheet FEMTOCLOCK® NG CRYSTAL-TO-LVCMOS/LVTTL CLOCK® NG CRYSTAL-TO-LVCMOS/LVTTL CLOCK SYNTHESIZ

# **Typical Phase Noise at 77.76MHz**<br>Phase Noise 10.00dB/ Ref 0.000dBc/Hz





# **Typical Phase Noise at 156.25MHz**



# **Parameter Measurement Information**



#### **2.5V LVCMOS/LVTTL Output Load AC Test Circuit**



**RMS Phase Jitter**



**Output Duty Cycle/Pulse Width/Period**



**3.3V LVCMOS/LVTTL Output Load AC Test Circuit**



#### **Output Rise/Fall Time**

# **Applications Information**

### **Overdriving the XTAL Interface**

The XTAL IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 1A shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and changing R2 to 50 $\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 1B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.



**Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface**



**Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface**

## **Schematic Layout**

Figure 2 shows an example ICS840N051I application schematic in which the device is operated at  $V_{DD} = V_{DDA} = 3.3V$ . The schematic example focuses on functional connections and is intended as an example only and may not represent the exact user configuration. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set. For example OE and FREQ\_SEL can be configured from an FPGA instead of set with pull up and pull down resistors as shown.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise, so to achieve optimum jitter performance isolation of the  $V_{DD}$  pin from power supply is required. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the  $0.1\mu$ F capacitor on the  $V_{DD}$  pin must be placed on the device side with direct return to the ground plane though vias. The remaining filter components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.



**Figure 2. ICS840N051I Application Schematic**



## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS840N051I. Equations and example calculations are also provided.

#### **1. Power Dissipation.**

The total power dissipation for the ICS840N051I is the sum of the core power plus the analog power plus the power dissipated into the load. The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* (I<sub>DD</sub> + I<sub>DDA</sub>) = 3.465V \*(67mA + 18mA) = **294.53mW**
- Output Impedance  $R_{\text{OUT}}$  Current due to Loading 50 $\Omega$  to  $V_{\text{DD}}/2$ Output Current  $I_{\text{OUT}} = V_{\text{DD} \text{ MAX}} / [2 \cdot (50\Omega + R_{\text{OUT}})] = 3.465 \text{V} / [2 \cdot (50\Omega + 15\Omega)] = 26.7 \text{mA}$
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \* (I<sub>OUT</sub>)<sup>2</sup> = 15 $\Omega$  \* (26.7mA)<sup>2</sup> = **10.7mW per output**
- Total Power  $(R_{\text{OUT}}) = 10.7 \text{mW}$  \* 1 = 10.7mW

#### **Dynamic Power Dissipation at 156.25MHz**

Power (156.25MHz) = CPD \* Frequency \* (VDD) 2 = 11pF \* 156.25MHz \* (3.465V)<sup>2</sup> = **20.64mW per output**

Total Power (156.25MHz) = 20.64mW \* 1 = **20.64mW**

#### **Total Power Dissipation**

- **Total Power**
	- = Power (core) $_{MAX}$  + Power ( $R_{OUT}$ ) + Power (156.25MHz)
	- $= 294.53$ mW + 10.7mW + 20.64mW
	- **= 325.87mW**

#### **2. Junction Temperature.**

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

 $Tj$  = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance q<sub>JA</sub> must be used. Assuming no air flow and a multi-layer board, the appropriate value is 117°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}$ C + 0.326W \*117°C/W = 123.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance  $\theta_{JA}$  for 8 Lead TSSOP, Forced Convection



# **Reliability Information**

Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 8-lead TSSOP



### **Transistor Count**

The transistor count for ICS840N051I is: 24,811

# **Package Outline and Package Dimensions**

Package Outline - G Suffix for 8 Lead TSSOP Table 8. Package Dimensions





Reference Document: JEDEC Publication 95, MO-153



# **Ordering Information**

### **Table 9. Ordering Information**



# **Revision History Sheet**





#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

**Corporate Headquarters**<br>
TOYOSU FORESIA, 3-2-24 Toyosu,<br>
Koto-ku, Tokyo 135-0061, Japan<br>
Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/