# 74LV138

# 3-to-8 line decoder/demultiplexer; inverting Rev. 4 — 4 March 2016

**Product data sheet** 

#### **General description** 1.

The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC138 and 74HCT138.

The 74LV138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive active LOW outputs ( $\overline{Y}$ 0 to  $\overline{Y}$ 7).

There are three enable inputs: two active LOW ( $\overline{E}1$  and  $\overline{E}2$ ) and one active HIGH (E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 74LV138 devices and one inverter. The 74LV138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

#### **Features and benefits** 2.

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7 V and V<sub>CC</sub> = 3.6 V
- Typical output ground bounce < 0.8 V at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- Typical HIGH-level output voltage (V<sub>OH</sub>) undershoot: > 2 V at V<sub>CC</sub> = 3.3 V and  $T_{amb} = 25 \, ^{\circ}C$
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from −40 °C to +85 °C and from −40 °C to +125 °C




# 3-to-8 line decoder/demultiplexer; inverting


# 3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LV138D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74LV138DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74LV138PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74LV138BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	SOT763-1

# 4. Functional diagram






74LV138

### 3-to-8 line decoder/demultiplexer; inverting

# 5. Pinning information

## 5.1 Pinning



# 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0	1	address input
A1	2	address input
A2	3	address input
Ē1	4	enable input (active LOW)
E2	5	enable input (active LOW)
E3	6	enable input (active HIGH)
GND	8	ground (0 V)
$\overline{Y}$ 0 to $\overline{Y}$ 7	15, 14, 13, 12, 11, 10, 9, 7	output
V <sub>CC</sub>	16	supply voltage

3-to-8 line decoder/demultiplexer; inverting

# 6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care

Input						Output							
E1	E2	E3	A0	<b>A</b> 1	A2	<del>Y</del> 0	<u>Y</u> 1	<u>Y</u> 2	<u>Y</u> 3	<del>Y</del> 4	<u>Y</u> 5	<del>Y</del> 6	<u>Y</u> 7
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Н	Х	Х	Х	X	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Χ	L	Х	Х	X	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

# 7. Limiting values

### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	[1]	-	±50	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$		-	±25	mA
I <sub>CC</sub>	supply current			-	50	mA
I <sub>GND</sub>	ground current			<b>-50</b>	-	mA
T <sub>stg</sub>	storage temperature			<del>-</del> 65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$				
		SO16 package	[2]	-	500	mW
		(T)SSOP16 package	<u>[3]</u>	-	500	mW
		DHVQFN16 package	<u>[4]</u>	-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>[2]</sup> P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

<sup>[3]</sup> Ptot derates linearly with 5.5 mW/K above 60 °C.

<sup>[4]</sup> P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

3-to-8 line decoder/demultiplexer; inverting

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage[1]		1.0	3.3	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 1.0 \text{ V to } 2.0 \text{ V}$	-	-	500	ns/V
		$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$	-	-	200	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V
		V <sub>CC</sub> = 3.6 V to 5.5 V	-	-	50	ns/V

<sup>[1]</sup> The static characteristics are guaranteed from  $V_{CC} = 1.2 \text{ V}$  to  $V_{CC} = 5.5 \text{ V}$ , but LV devices are guaranteed to function down to  $V_{CC} = 1.0 \text{ V}$  (with input levels GND or  $V_{CC}$ ).

# 9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	35 °C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 1.2 V	0.9	-	-	0.9	-	٧
		V <sub>CC</sub> = 2.0 V	1.4	-	-	1.4	-	٧
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	٧
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7V <sub>CC</sub>	-	-	0.7V <sub>CC</sub>	-	٧
V <sub>IL</sub> LOW-leve	LOW-level input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.3	-	0.3	٧
		V <sub>CC</sub> = 2.0 V	-	-	0.6	-	0.6	٧
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	٧
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.3V <sub>CC</sub>	-	0.3V <sub>CC</sub>	٧
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = -100 \mu A; V_{CC} = 1.2 V$	-	1.2	-	-	-	٧
		$I_{O} = -100 \mu A; V_{CC} = 2.0 V$	1.8	2.0	-	1.8	-	٧
		$I_O = -100 \mu A; V_{CC} = 2.7 V$	2.5	2.7	-	2.5	-	٧
		$I_O = -100 \mu A; V_{CC} = 3.0 V$	2.8	3.0	-	2.8	-	٧
		$I_O = -100 \ \mu A; \ V_{CC} = 4.5 \ V$	4.3	4.5	-	4.3	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	2.2	-	٧
		$I_{O} = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.6	4.2	-	3.5	-	٧

# 3-to-8 line decoder/demultiplexer; inverting

**Table 6. Static characteristics** ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = 100 \mu A; V_{CC} = 1.2 V$	-	0	-	-	-	٧
		$I_O = 100 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.2	-	0.2	V
		$I_O = 100 \mu A; V_{CC} = 2.7 V$	-	0	0.2	-	0.2	V
		$I_O = 100 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.2	-	0.2	V
		$I_O = 100 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.2	-	0.2	V
		$I_{O} = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.25	0.40	-	0.50	V
		$I_O = 12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.35	0.55	-	0.65	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	1.0	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	20.0	-	160	μА
Δl <sub>CC</sub>	additional supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$ ; $V_{CC} = 2.7 \text{ V}$ to 3.6 V	-	-	500	-	850	μА
Cı	input capacitance		-	3.5	-	-	-	рF

<sup>[1]</sup> Typical values are measured at  $T_{amb}$  = 25 °C.

# 10. Dynamic characteristics

**Table 7. Dynamic characteristics** GND = 0 V; For test circuit see Figure 8.

Symbol	Parameter	Conditions		-40	°C to +85	o°C	–40 °C t	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	An to Yn; see Figure 6	[2]						
		V <sub>CC</sub> = 1.2 V		-	75	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	26	44	-	55	ns
		V <sub>CC</sub> = 2.7 V		-	19	31	-	39	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	12	-	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	15	26	-	32	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V		-	-	17	-	22	ns
		E3, En to Yn; see Figure 6 and Figure 7							
		V <sub>CC</sub> = 1.2 V		-	75	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	26	43	-	53	ns
		V <sub>CC</sub> = 2.7 V		-	19	30	-	38	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	14	-	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	15	25	-	31	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V		-	-	19	-	24	ns

### 3-to-8 line decoder/demultiplexer; inverting

 Table 7.
 Dynamic characteristics ...continued

GND = 0 V; For test circuit see Figure 8.

Symbol	Parameter	Conditions –40 °C to +85 °C		–40 °C to +125 °C		Unit		
			Min	Typ[1]	Max	Min	Max	
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; $f_i$ = 1 MHz; [4] $V_I$ = GND to $V_{CC}$	-	45	-	-	-	pF

- [1] All typical values are measured at  $T_{amb}$  = 25 °C.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3] Typical values are measured at nominal supply voltage ( $V_{CC} = 3.3 \text{ V}$ ).
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz, f<sub>o</sub> = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.


### 11. Waveforms



Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

Fig 6. The inputs An, E3 to outputs Yn propagation delays



Measurement points are given in Table 8.


 $\ensuremath{V_{\text{OL}}}$  and  $\ensuremath{V_{\text{OH}}}$  are typical voltage output levels that occur with the output load.

Fig 7. The inputs En to outputs Yn propagation delays

# 3-to-8 line decoder/demultiplexer; inverting

Table 8. Measurement points

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
< 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
2.7 V to 3.6 V	1.5 V	1.5 V
≥ 4.5 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

R<sub>L</sub> = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

Fig 8. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	nput					
V <sub>CC</sub>	V <sub>I</sub>	$t_r, t_f$				
< 2.7 V	V <sub>CC</sub>	≤ 2.5 ns				
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns				
≥ 4.5 V	V <sub>CC</sub>	≤ 2.5 ns				

### 3-to-8 line decoder/demultiplexer; inverting

# 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19


Fig 9. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

74LV138 **NXP Semiconductors** 



SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	b <sub>p</sub>	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION		
SOT338-1		MO-150			<del>99-12-27</del> 03-02-19	

Fig 10. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE		
	SOT403-1		MO-153			<del>-99-12-27</del> 03-02-18		
L	SOT403-1		MO-153			$\exists \oplus$		

Fig 11. Package outline SOT403-1 (TSSOP16)

V138 All information provided in this document is subject to legal disclaimers.

### 3-to-8 line decoder/demultiplexer; inverting

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 12. Package outline SOT763-1 (DHVQFN16)

.V138 All information provided in this document is subject to legal disclaimers.

# 3-to-8 line decoder/demultiplexer; inverting

# 13. Abbreviations

### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74LV138 v.4	20160304	Product data sheet	-	74LV138 v.3					
Modifications:	Type number 74LV1	138N (SOT38-4) removed	i.						
74LV138 v.3	20071115	Product data sheet	-	74LV138 v.2					
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>								
	<ul> <li>Legal texts have been adapted to the new company name where appropriate</li> </ul>								
	Section 3: DHVQFN	N16 package added.							
	• Section 8: derating	values added for DHVQF	alues added for DHVQFN16 package.						
	Section 12: outline drawing added for DHVQFN16 package.								
74LV138 v.2	19980428	Product specification	-	74LV138 v.1					
74LV138 v.1	19970203	Product specification	-	-					

### 3-to-8 line decoder/demultiplexer; inverting

# 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LV138

All information provided in this document is subject to legal disclaimers.

# 3-to-8 line decoder/demultiplexer; inverting

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LV138 **NXP Semiconductors** 

# 3-to-8 line decoder/demultiplexer; inverting

# 17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description
7	Limiting values
8	Recommended operating conditions
9	Static characteristics
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations1
14	Revision history 13
15	Legal information 1
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks1
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

All rights reserved.