

August 1991

Features


- 6.2A and 5.4A, 600V
- $r_{DS(on)} = 1.2\Omega$ and 1.6Ω
- Repetitive Avalanche Ratings
- Simple Drive Requirements
- Ease of Parallelizing

Description


The IRFBC40R and IRFBC42R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFAC types are supplied in the JEDEC TO-220AB steel package.

Package

 TO-220AB
TOP VIEW

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


Absolute Maximum Ratings ($T_C = +25^\circ C$), Unless Otherwise Specified

	IRFBC40R	IRFBC42R	UNITS
Continuous Drain Current			
$T_C = +25^\circ C$	I_D	6.2	A
$T_C = +100^\circ C$	I_D	3.9	A
Pulsed Drain Current (1)	I_{DM}	25	A
Gate-Source Voltage	V_{GS}	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ C$	P_D	125	W
Linear Derating Factor		1.0	W/ $^\circ C$
Single Pulse Avalanche Energy Rating (2) (see Figure 14)	E_{as}	570	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	$^\circ C$
Temperature Range			
Maximum Lead Temperature for Soldering	T_L	300	$^\circ C$
(0.063" (1.6mm) from case for 10s)			

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature (see Figure 5).
2. $V_{DD} = 50V$, Starting $T_J = +25^\circ C$, $L = 16mH$, $R_G = 25\Omega$, Peak $I_L = 6.8A$.

Specifications IRFBC40R, IRFBC42R

Electrical Characteristics @ $T_J = 25^\circ C$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
V_{DSS} Drain-to-Source Breakdown Voltage	IRFBC40R	600	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
	IRFBC42R					
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance ①	IRFBC40R	—	0.97	1.2	Ω	$V_{GS} = 10V, I_D = 3.4A$
	IRFBC42R	—	1.2	1.6		
$I_{D(on)}$ On-State Drain Current ②	IRFBC40R	6.2	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ Max.}$ $V_{GS} = 10V$
	IRFBC42R	5.4				
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
g_f Forward Transconductance ③	ALL	4.7	70	—	S(Ω)	$V_{DS} \geq 100V, I_D = 3.4A$
I_{DS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$
	ALL	—	—	1000		$V_{DS} = 0.8 \times \text{Max. Rating}, V_{GS} = 0V, T_J = 125^\circ C$
I_{GS} Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20V$
I_{GR} Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20V$
Q_g Total Gate Charge	ALL	—	40	60	nC	$V_{GS} = 10V, I_D = 6.2A$
Q_{gs} Gate-to-Source Charge	ALL	—	5.5	—	nC	$V_{DS} = 0.7 \times \text{Max. Rating}$ See Fig. 16
Q_{gd} Gate-to-Drain ("Miller") Charge	ALL	—	20	—	nC	(Independent of operating temperature)
$t_{d(on)}$ Turn-On Delay Time	ALL	—	13	20	ns	$V_{DD} = 300V, I_D = 6.2A, R_G = 9.1\Omega$ $R_D = 47\Omega$ See Fig. 15 (Independent of operating temperature)
t_r Rise Time	ALL	—	18	27	ns	
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	55	83	ns	
t_f Fall Time	ALL	—	20	30	ns	
L_o Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die. Modified MOSFET symbol showing the internal inductances.
L_s Internal Source Inductance	ALL	—	7.5	—	nH	
C_{iss} Input Capacitance	ALL	—	1300	—	pF	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1.0 \text{ MHz}$ See Fig. 10
C_{oss} Output Capacitance	ALL	—	160	—	pF	
C_{rss} Reverse Transfer Capacitance	ALL	—	45	—	pF	
R_{EJC} Junction-to-Case	ALL	—	—	1.0	$^\circ C/W$	Mounting surface flat, smooth, and greased Typical-socket mount
R_{ECS} Case-to-Sink	ALL	—	0.50	—	$^\circ C/W$	
R_{EJA} Junction-to-Ambient	ALL	—	—	80	$^\circ C/W$	

Source-Drain Diode Ratings and Characteristics

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
I_S Continuous Source Current (Body Diode)	ALL	—	—	6.2	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I_{SM} Pulse Source Current (Body Diode) ①	ALL	—	—	25	A	
V_{SD} Diode Forward Voltage ②	ALL	—	—	1.5	V	$T_J = 25^\circ C, I_S = 6.2A, V_{GS} = 0V$
t_r Reverse Recovery Time	ALL	200	450	940	ns	$T_J = 25^\circ C, I_F = 6.2A, dI/dt = 100A/\mu s$
Q_{RR} Reverse Recovery Charge	ALL	1.8	3.8	8.0	μC	
t_{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_s + L_o$				

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 5).

② @ $V_{DD} = 50V$, Starting $T_J = 25^\circ C$, $L = 16mH$, $R_G = 25\Omega$, Peak $I_L = 6.8A$

③ Pulse width $\leq 300\mu s$; Duty Cycle $\leq 2\%$

IRFBC40R, IRFBC42R




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRFBC40R, IRFBC42R




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 14b - Unclamped Inductive Waveforms




Fig. 14c - Maximum Avalanche Energy Vs. Starting Junction Temperature




Fig. 15a - Switching Time Test Circuit




Fig. 15b - Switching Time Waveforms

IRFBC40R, IRFBC42R




Fig. 16a - Basic Gate Charge Waveform




Fig. 16b - Gate Charge Test Circuit