

### HIGH-SPEED 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

### IDT709359/49L


### LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

#### Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 6.5/7.5/9ns (max.)
  - Industrial: 7.5ns (max.)
- Low-power operation
  - IDT709359/49LActive: 925mW (typ.)Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
  - 3.5ns setup to clock and 0ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 6.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 10ns cycle time, 100MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- ◆ TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for 83 MHz
- Available in a 100-pin Thin Quad Flatpack (TQFP) package
- Green parts available, see ordering information

## Functional Block Diagram



NOTE:

1. A<sub>12</sub> is a NC for IDT709349.


FEBRUARY 2018

### Description

The IDT709359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709359/49 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 925mW of power.

## Pin Configurations (1,2,3,4)



- 1. A<sub>12</sub> is a NC for IDT709349.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground.
- 4. Package body is approximately 14mm x 14mm x 1.4mm
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

### Pin Names

Left Port	Right Port	Names		
CEOL, CE1L	ŪE₀R, CE1R	Chip Enables <sup>(3)</sup>		
R/WL	R/WR	Read/Write Enable		
ŌĒL	<del>OE</del> r	Output Enable		
A0L - A12L <sup>(1)</sup>	A0R - A12R <sup>(1)</sup>	Address		
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output		
CLKL	CLKR	Clock		
ŪB∟	ŪB̄ <sub>R</sub>	Upper Byte Select <sup>(2)</sup>		
<u>LB</u> ∟	<del>LB</del> R	Lower Byte Select <sup>(2)</sup>		
ADS <sub>L</sub>	ĀDS <sub>R</sub>	Address Strobe		
CNTENL	<u>CNTEN</u> R	Counter Enable		
<u>CNTRST</u> ∟	<u>CNTRST</u> <sub>R</sub>	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline		
V	cc	Power (5V)		
G	ND	Ground (0V)		

#### 5633 tbl 01

#### NOTES:

- 1. A<sub>12</sub> is a NC for IDT709349.
- 2.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT}/PIPE$ .
- 3.  $\overline{\text{CE}}\text{o}$  and CE1 are single buffered when  $\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IL}}$ ,  $\overline{CE}$ o and CE<sub>1</sub> are double buffered when  $\overline{FT}/PIPE = VIH$ , i.e. the signals take two cycles to deselect.

## Truth Table I—Read/Write and Enable Control(1,2,3)

ŌĒ	CLK	<b>C</b> E₀ <sup>(5)</sup>	CE1 <sup>(5)</sup>	ŪB <sup>(4)</sup>	LB <sup>(4)</sup>	R∕ <b>W</b>	Upper Byte I/O9-17	Lower Byte I/Oo-8	Mode
Х	1	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	1	Х	L	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	1	L	н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Х	1	L	Н	Η	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	1	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	1	L	Н	Н	L	Н	High-Z	<b>DATA</b> out	Read Lower Byte Only
L	1	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	Х	L	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

### NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. ADS, CNTEN, CNTRST = X.
- 3.  $\overline{\text{OE}}$  is an asynchronous input signa
- 4.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT}/PIPE$ .
- 5.  $\overline{\text{CE}}_0$  and CE1 are single buffered when  $\overline{\text{FT}}/\text{PIPE} = V_{IL}$ .  $\overline{\text{CE}}_0$  and CE1 are double buffered when  $\overline{\text{FT}}/\text{PIPE} = V_{IH}$ , i.e. the signals take two cycles to deselect.

5633 tbl 02

### Truth Table II—Address Counter Control<sup>(1,2)</sup>

External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
An	Х	An	<b>↑</b>	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	1	н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	A <sub>0</sub>	1	Х	Х	L <sup>(4)</sup>	Dvo(0)	Counter Reset to Address 0

NOTES:

5633 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4.  $\overline{ADS}$  and  $\overline{CNTRST}$  are independent of all other signals including  $\overline{CE}_0$ ,  $CE_1$ ,  $\overline{UB}$  and  $\overline{LB}$ .
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE₀, CE₁, UB and LB.

# Recommended Operating Recomment Temperature and Supply Voltage<sup>(1)</sup> Conditions

Grade	Ambient Temperature <sup>(1)</sup>	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

5633 tbl 04

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- 2. This is the parameter Ta. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Syr	nbol	Parameter	Min.	Тур.	Max.	Unit
٧	'cc	Supply Voltage	4.5	5.0	5.5	٧
G	ND	Ground	0	0	0	٧
\	/н	Input High Voltage	2.2	_	6.0 <sup>(1)</sup>	٧
١	/IL	Input Low Voltage	-0.5 <sup>(2)</sup>	_	0.8	٧

5633 tbl 05

### NOTES:

- 1. VTERM must not exceed Vcc + 10%.
- 2.  $VIL \ge -1.5V$  for pulse width less than 10ns.

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	ç
ЮИТ	DC Output Current	50	mA

NOTES:

2.

5633 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and functional
  operation of the device at these or any other conditions above those indicated in the
  operational sections of this specification is not implied. Exposure to absolute
  maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 10%.

# Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

5633 thi 07

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

# DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			70935		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $ViN = 0V$ to $Vcc$	_	5	μΑ
ILO	Output Leakage Current	$\overline{CE}_0$ = ViH or CE1 = ViL, VOUT = 0V to VCC	_	5	μΑ
Vol	Output Low Voltage	IOL = +4mA	_	0.4	٧
Voh	Output High Voltage	Юн = -4mA	2.4	_	٧

#### NOTE

1. At Vcc ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3)</sup> ( $Vcc = 5V \pm 10\%$ )

								9/49L6 I Only	709359 Com'l		709359 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit		
Icc	Dynamic Operating	CEL and CER= VIL	COM'L	L	230	430	210	400	185	360	mA		
	Current (Both Ports Active)	Outputs Disabled $f = fMAX^{(1)}$	IND	L			210	440			1		
ISB1	ISB1 Standby Current (Both Ports - TTL Level Inputs)	CEL = CER = VIH	COM'L	L	45	115	40	105	35	95	mA		
		$f = fMAX^{(1)}$	IND	L	_		40	120	_				
ISB2	ISB2 Standby Current (One Port - TTL Level Inputs)	CE'A" = VIL and CE'B" = VIH <sup>(3)</sup> Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	COM'L	L	150	235	135	220	120	205	mA		
			IND	L	_		135	235	_	_			
ISB3	Full Standby Current	Both Ports CER and $\overline{CEL} \ge VCC - 0.2V$ $VN \ge VCC - 0.2V$ or $VN \le 0.2V$ , $f = 0^{(2)}$	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA		
	(Both Ports - CMOS Level Inputs)		IND	L		_	0.5	3.0	_	_			
ISB4	Full Standby Current		COM'L	L	160	210	130	190	110	170	mA		
(One Port - CMOS Level Inputs)	$\overline{CE}$ "B" $\geq$ VCC - 0.2V <sup>(5)</sup> VIN $\geq$ VCC - 0.2V or VIN $\leq$ 0.2V, Active Port Outputs Disabled, f = fMAX <sup>(1)</sup>	IND	L			130	205	_					

5633 tbl 09

5633 tbl 08

#### NOTES

- 1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V,  $TA = 25^{\circ}C$  for Typ, and are not production tested. ICC DC(f=0) = 150 mA (Typ).
- 5.  $CEx = VIL means \overline{CE}_0x = VIL and CE_1x = VIH$

CEx = VIH means  $\overline{CE}_{0x}$  = VIH or CE1x = VIL

CEx  $\leq$  0.2V means  $\overline{CE}_0x \leq$  0.2V and CE1x  $\geq$  Vcc - 0.2V

 $CEx \ge Vcc - 0.2V$  means  $\overline{\overline{CE}}_0x \ge Vcc - 0.2V$  or  $CE1x \le 0.2V$ 

"X" represents "L" for left port or "R" for right port.

710 TOOL OUNGILLION	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	2ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2 and 3

5633 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tckLz, tckHz, toLz, and toHz).
\*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (Vcc = 5V ± 10%)

			9/49L6 I Only		59/49L7 I & Ind		59/49L9 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19		22		25		ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10	_	12	_	15	_	ns
tCH1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	ns
ta_1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	ns
ta_2	Clock Low Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	ns
tr	Clock Rise Time		3		3	_	3	ns
tF	Clock Fall Time		3		3		3	ns
tsa	Address Setup Time	3.5		4		4	_	ns
tha	Address Hold Time	0		0		1	_	ns
tsc	Chip Enable Setup Time	3.5		4		4	_	ns
thc	Chip Enable Hold Time	0		0		1	_	ns
tsB	Byte Enable Setup Time	3.5		4		4	_	ns
tнв	Byte Enable Hold Time	0		0		1	_	ns
tsw	R/W Setup Time	3.5		4		4	_	ns
thw	R/W Hold Time	0		0		1	_	ns
tsp	Input Data Setup Time	3.5		4		4	_	ns
thD	Input Data Hold Time	0		0		1	_	ns
tsad	ADS Setup Time	3.5		4		4		ns
thad	ADS Hold Time	0		0		1	_	ns
tscn	CNTEN Setup Time	3.5		4		4	_	ns
thon	CNTEN Hold Time	0		0	_	1	_	ns
tsrst	CNTRST Setup Time	3.5	_	4	_	4	_	ns
thrst	CNTRST Hold Time	0		0	_	1	_	ns
toe	Output Enable to Data Valid		6.5		7.5	_	9	ns
toLz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2	_	2	_	ns
tonz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through)(2)		15		18	_	20	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	6.5		7.5	_	9	ns
toc	Data Output Hold After Clock High	2		2	_	2	_	ns
tckHz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tckLz	Clock High to Output Low-Z <sup>(1)</sup>	2		2	_	2	_	ns
Port-to-Port D	Delay		•					
tcwdd	Write Port Clock High to Read Data Delay	_	24		28		35	ns
tccs	Clock-to-Clock Setup Time		9		10		15	ns

NOTES:


5633 tbl 1

<sup>1.</sup> Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


<sup>2.</sup> The Pipelined output parameters (tcyc2, tcp2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ( $\overline{OE}$ ),  $\overline{FT}/PIPER$  and  $\overline{FT}/PIPEL$ 

# Timing Waveform of Read Cycle for Flow-Through Output $(\mathbf{FT}/PIPE"x" = Vil)^{(3,7)}$




# Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = VIH$ .
- 4. The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ ,  $\text{CE}_1 = \text{V}_{\text{IL}}$ , following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
  are for reference use only.
- 6. If  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$  was HIGH, then the Upper Byte and/or Lower Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
- 7. "X" here denotes Left or Right port. The diagram is with respect to that port.

# Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>




# Timing Waveform of Write with Port-to-Port Flow-Through $Read^{(4,5,7)}$




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709359/49 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/ $\overline{W}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = VIL$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = VIH$ .
- 5.  $\overline{OE} = VIL$  for the Right Port, which is being read from.  $\overline{OE} = VIH$  for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
   If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

# Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




# Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- $2. \quad \underline{\text{Output state}} \text{ (High, Low, or High-impedance) is } \underline{\text{determined}} \text{ by the previous cycle control signals}.$
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{\mathbf{OE}} = VIL$ )<sup>(3)</sup>




## Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- $2. \quad \underline{\text{Output state}} \text{ (High, Low, or High-impedance is determined by the previous cycle control signals.}$
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




# Timing Waveform of Flow-Through Read with Address Counter Advance (1)




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = V<sub>IL</sub>; CE<sub>1</sub>, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = V<sub>IH</sub>.
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)(1)



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- NOTES: 1.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W}$  = VIL;  $\overline{CE_1}$  and  $\overline{CNTRST}$  = VIH.
- $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL;  $CE_1$  = VIH.
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = VIL$  and equals the counter output when  $\overline{ADS} = VIH$ .
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

### A Functional Description

The IDT709359/49 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIH}$  or  $\text{CE}_1 = \text{VIL}$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709359/49's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}_0 = \text{VIL}$  and  $\text{CE}_1 = \text{VIH}$  to re-activate the outputs.

### Depth and Width Expansion


The IDT709359/49 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709359/49 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.



#### NOTE:

1. A13 is for IDT709359, A12 is for IDT709349.



#### NOTES:

- 1. Contact your local sales office for industrial temp range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your sales office.

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

### **Datasheet Document History**

07/08/02: Initial Public Release

08/18/03: Removed Preliminary status

Page 16 Added IDT Clock Solution Table

10/21/08: Page16 Removed "IDT" from orderable part number

05/21/15: Page 1 Added green availability to Features

Page 1 Removed 100-pin fine pitch Ball Grid Array fpBGA offering from Features

Page 2 Removed IDT in reference to fabrication

Page 3 The package code PN100-1 changed to PN100 to match standard package codes

Page 3 Removed the date for the PN100-pin TQFP configuration

 $Page\,4\,\,Removed\,the\,100-pin\,fine\,pitch\,Ball\,Grid\,Array\,fpBGA\,configuration\,and\,corresponding\,footnotes$ 

Page 5 Corrected typo in footnote text

Page 7 Corrected typo in the Typical Output Derating drawing

Page~8~Removed~the~commercial~temp~range~from~the~AC~Elec~Chars~Read~&~Write~Cycle~Timing~table~title~Page~15~Added~Tape~&~Reel~and~Green~indicators~with~their~footnote~annotations~to~the~Ordering~Information~footnote~annotations~to~the~Ordering~Information~footnote~annotations~to~the~Ordering~Information~footnote~

Page 15 Removed the 100-pin TQFP fpBGA from the Ordering Information  $\,$ 

Page 15 Removed IDT Clock table

02/08/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/