

CAT28F512

512K-Bit CMOS Flash Memory

Licensed Intel second source



FEATURES

- Fast Read Access Time: 90/120/150 ns
- Low Power CMOS Dissipation: -Active: 30 mA max (CMOS/TTL levels) -Standby: 1 mA max (TTL levels) -Standby: 100 µA max (CMOS levels)
- High Speed Programming: -10 µs per byte -1 Sec Typ Chip Program
- 12.0V ± 5% Programming and Erase Voltage
- Electronic Signature

- Commercial, Industrial and Automotive Temperature Ranges
- Stop Timer for Program/Erase
- On-Chip Address and Data Latches
- JEDEC Standard Pinouts:
 -32-pin DIP
 -32-pin PLCC
 - -32-pin TSOP (8 x 20)
- 100,000 Program/Erase Cycles
- 10 Year Data Retention
- "Green" Package Options Available

DESCRIPTION

The CAT28F512 is a high speed 64K x 8-bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after-sale code updates. Electrical erasure of the full memory contents is achieved typically within 0.5 second.


It is pin and Read timing compatible with standard EPROM and EEPROM devices. Programming and Erase are performed through an operation and verify algorithm. The instructions are input via the I/O bus, using a

two write cycle scheme. Address and Data are latched to free the I/O bus and address bus during the write operation.

The CAT28F512 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 32-pin plastic DIP, 32-pin PLCC or 32-pin TSOP packages.

BLOCK DIAGRAM 1/0₀-1/0₇ I/O BUFFERS ERASE VOLTAGE SWITCH WF DATA SENSE COMMAND PROGRAM VOLTAGE CE, OE LOGIC REGISTER SWITCH LATCH AMP CE OE Y-GATING ADDRESS LATCH Y-DECODER 524,288 BIT A₀-A₁₅ MEMORY X-DECODER ARRAY VOLTAGE VERIFY SWITCH

PIN CONFIGURATION



A₅ - 15

A₄ = 16

PIN FUNCTIONS

Pin Name	Туре	Function
A0-A15	Input	Address Inputs for memory addressing
I/O ₀ –I/O ₇	I/O	Data Input/Output
CE	Input	Chip Enable
ŌĒ	Input	Output Enable
WE	Input	Write Enable
Vcc		Voltage Supply
Vss		Ground
Vpp		Program/Erase Voltage Supply

28F512 F01

TSOP Package (Standard Pinout 8mm x 20mm) (T, H) A₁₁ = 1 ° 32 🖂 🖂 Ag = 2 31 🗁 A₁₀ $A_8 = 3$ A₁₃ 🖂 4 29 1/07 28 H 1/O₆ 27 1/05 WE - 7 26 1/04 25 1/O₃ 24 V_{SS} V_{PP} = 9 NC 10 23 1/O₂ 22 1/O₁ A₁₅ 🖂 11 A₁₂ = 12 21 1/00 A₇ = 13 20 🗁 A₀ A₆ - 14 19 🗁 A₁

TSOP Package (Reverse Pinout) (TR, HR)

		_
OE 🗔	1 ▽	32 🗁 A ₁₁
A ₁₀ 🖵	2	31 🞞 Ag
ĊĒ 🗔	3	30 🗔 A ₈
I/07 □□	4	29 🞞 A ₁₃
I/O ₆ □□□	5	28 🞞 A ₁₄
I/O ₅ □□□	6	27 🞞 NC
I/04 🗔	7	26 🞞 WE
I/O3 🗔	8	25 🞞 VCC
V _{SS} 🖂	9	24 🞞 V _{PP}
I/O ₂ 🖂	10	23 🞞 NC
I/0 ₁ □	11	22 🞞 A ₁₅
I/O ₀ □	12	21 🞞 A ₁₂
A0 🗆	13	20 🗔 A7
A1 🗔	14	19 🞞 A ₆
A2 🖂	15	18 🞞 A ₅
A ₃ □ □	16	17 🞞 A ₄

2

28F512 F03

18 🗖 A₂

17 🗖 A3

ABSOLUTE MAXIMUM RATINGS*

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Test Method
NEND ⁽³⁾	N _{END} ⁽³⁾ Endurance 1			Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽³⁾	Data Retention	10		Years	MIL-STD-883, Test Method 1008
VZAP ⁽³⁾	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
ILTH ⁽³⁾⁽⁴⁾	Latch-Up	100		mA	JEDEC Standard 17

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

		Limits			
Symbol	Test	Min	Max.	Units	Conditions
C _{IN} ⁽³⁾	Input Pin Capacitance		6	pF	$V_{IN} = 0V$
C _{OUT} ⁽³⁾	Output Pin Capacitance		10	pF	$V_{OUT} = 0V$
C _{VPP} ⁽³⁾	VPP Supply Capacitance		25	pF	$V_{PP} = 0V$

Note:

(1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} + 2.0V for periods of less than 20ns.

(2) Output shorted for no more than one second. No more than one output shorted at a time.

(3) This parameter is tested initially and after a design or process change that affects the parameter.

(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +5V $\pm 10\%$, unless otherwise specified.

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
ILI	Input Leakage Current		±1	μΑ	$V_{IN} = V_{CC} \text{ or } V_{SS}$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
I _{LO}	Output Leakage Current		±1	μA	$V_{OUT} = V_{CC} \text{ or } V_{SS},$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
I _{SB1}	V _{CC} Standby Current CMOS		100	μA	$\overline{CE} = V_{CC} \pm 0.5V,$ $V_{CC} = 5.5V$
I _{SB2}	V _{CC} Standby Current TTL		1	mA	$\overline{CE} = V_{IH}, V_{CC} = 5.5V$
I _{CC1}	V _{CC} Active Read Current		30	mA	$V_{CC} = 5.5V, \overline{CE} = V_{IL},$ $I_{OUT} = 0mA, f = 6 MHz$
I _{CC2} ⁽¹⁾	V _{CC} Programming Current		15	mA	V _{CC} = 5.5V, Programming in Progress
I _{CC3} ⁽¹⁾	V _{CC} Erase Current		15	mA	V _{CC} = 5.5V, Erasure in Progress
I _{CC4} ⁽¹⁾	V _{CC} Prog./Erase Verify Current		15	mA	V _{CC} = 5.5V, Program or Erase Verify in Progress
I _{PPS}	VPP Standby Current		±10	μA	V _{PP} = V _{PPL}
I _{PP1}	VPP Read Current		200	μΑ	Vpp = Vpph
I _{PP2} ⁽¹⁾	V _{PP} Programming Current		30	mA	V _{PP} = V _{PPH} , Programming in Progress
I _{PP3} ⁽¹⁾	V _{PP} Erase Current		30	mA	V _{PP} = V _{PPH} , Erasure in Progress
I _{PP4} ⁽¹⁾	VPP Prog./Erase Verify Current		5	mA	V _{PP} = V _{PPH} , Program or Erase Verify in Progress
VIL	Input Low Level TTL	-0.5	0.8	V	
VILC	Input Low Level CMOS	-0.5	0.8	V	
V _{OL}	Output Low Level		0.45	V	$I_{OL} = 5.8 \text{mA}, V_{CC} = 4.5 \text{V}$
VIH	Input High Level TTL	2	V _{CC} +0.5	V	
VIHC	Input High Level CMOS	V _{CC} *0.7	V _{CC} +0.5	V	
V _{OH1}	Output High Level TTL	2.4		V	$I_{OH} = -2.5 \text{mA}, V_{CC} = 4.5$
V _{OH2}	Output High Level CMOS	V _{CC} -0.4		V	$I_{OH} = -400 \mu A, V_{CC} = 4.5$
VID	A9 Signature Voltage	11.4	13	V	$A_9 = V_{ID}$
I _{ID} ⁽¹⁾	A9 Signature Current		200	μA	$A_9 = V_{ID}$
V _{LO}	V _{CC} Erase/Prog. Lockout Voltage	2.5		V	

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

SUPPLY CHARACTERISTICS


		Limits		
Symbol	Parameter	Min	Max.	Unit
Vcc	V _{CC} Supply Voltage	4.5	5.5	V
V _{PPL}	V _{PP} During Read Operations	0	6.5	V
VPPH	V _{PP} During Read/Erase/Program	11.4	12.6	V


A.C. CHARACTERISTICS, Read Operation

 V_{CC} = +5V ±10%, unless otherwise specified.

JEDEC	Standard		28F5	12-90	28F5	12-12	28F5		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	t _{RC}	Read Cycle Time	90		120		150		ns
t _{ELQV}	t _{CE}	CE Access Time		90		120		150	ns
t _{AVQV}	tACC	Address Access Time		90		120		150	ns
t _{GLQV}	toe	OE Access Time		35		50		55	ns
t _{AXQX}	toн	Output Hold from Address OE/CE Change	0		0		0		ns
t _{GLQX}	t _{OLZ} ⁽¹⁾⁽⁶⁾	OE to Output in Low-Z	0		0		0		ns
t _{ELQX}	t _{LZ} ⁽¹⁾⁽⁶⁾	CE to Output in Low-Z	0		0		0		ns
t _{GHQZ}	t _{DF} ⁽¹⁾⁽²⁾	OE High to Output High-Z		20		30		35	ns
t _{EHQZ}	t _{DF} ⁽¹⁾⁽²⁾	CE High to Output High-Z		30		40		45	ns
t _{WHGL} ⁽¹⁾	-	Write Recovery Time Before Read	6		6		6		μs

Figure 1. A.C. Testing Input/Output Waveform⁽³⁾⁽⁴⁾⁽⁵⁾





Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- (3) Input Rise and Fall Times (10% to 90%) < 10 ns.
- (4) Input Pulse Levels = 0.45V and 2.4V.
- (5) Input and Output Timing Reference = 0.8V and 2.0V.
- (6) Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.

A.C. CHARACTERISTICS, Program/Erase Operation

 V_{CC} = +5V ±10%, unless otherwise specified.

JEDEC	Standard		28F5	12-90	28F5	12-12	28F5		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	t _{WC}	Write Cycle Time	90		120		150		ns
t _{AVWL}	t _{AS}	Address Setup Time	0		0		0		ns
t _{WLAX}	t _{AH}	Address Hold Time	40		40		40		ns
t _{DVWH}	t _{DS}	Data Setup Time	40		40		40		ns
t _{WHDX}	t _{DH}	Data Hold Time	10		10		10		ns
t _{ELWL}	tcs	CE Setup Time	0		0		0		ns
t _{WHEH}	t _{CH}	CE Hold Time	0		0		0		ns
t _{WLWH}	t _{WP}	WE Pulse Width	40		40		40		ns
t _{WHWL}	t _{WPH}	WE High Pulse Width	20		20		20		ns
t _{WHWH1} ⁽²⁾	-	Program Pulse Width	10		10		10		μs
t _{WHWH2} ⁽²⁾	-	Erase Pulse Width	9.5		9.5		9.5		ms
twhgL	-	Write Recovery Time Before Read	6		6		6		μs
t _{GHWL}	-	Read Recovery Time Before Write	0		0		0		μs
t _{VPEL}	-	V _{PP} Setup Time to CE	100		100		100		ns

ERASE AND PROGRAMMING PERFORMANCE⁽¹⁾

	28F512-90		28F512-12			28F512-15				
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Erase Time ⁽³⁾⁽⁵⁾		0.5	10		0.5	10		0.5	10	sec
Chip Program Time ⁽³⁾⁽⁴⁾		1	6		1	6		1	6	sec

Note:

(1) Please refer to Supply characteristics for the value of VPPH and VPPL. The VPP supply can be either hardwired or switched. If VPP is switched, V_{PPL} can be ground, less than V_{CC} + 2.0V or a no connect with a resistor tied to ground. Program and Erase operations are controlled by internal stop timers.

(2)

'Typicals' are not guaranteed, but based on characterization data. Data taken at 25°C, 12.0V VPP. (3)

Minimum byte programming time (excluding system overhead) is 16 μ s (10 μ s program + 6 μ s write recovery), while maximum is 400 μ s/ byte (16 μ s x 25 loops). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since (4) most bytes program significantly faster than the worst case byte.

Excludes 00H Programming prior to Erasure. (5)

FUNCTION TABLE⁽¹⁾

Mode	CE	OE	WE	V _{PP}	I/O	Notes
Read	VIL	VIL	Vih	V _{PPL}	D _{OUT}	
Output Disable	VIL	VIH	Vih	Х	High-Z	
Standby	VIH	Х	Х	V _{PPL}	High-Z	
Signature (MFG)	VIL	VIL	Vih	Х	31H	$A_0 = V_{IL}, A_9 = 12V$
Signature (Device)	VIL	VIL	Vih	Х	B8H	$A_0 = V_{IH}, A_9 = 12V$
Program/Erase	VIL	VIH	VIL	V _{PPH}	D _{IN}	See Command Table
Write Cycle	VIL	VIH	VIL	V _{PPH}	D _{IN}	During Write Cycle
Read Cycle	VIL	VIL	VIH	V _{PPH}	D _{OUT}	During Write Cycle

WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when V_{PP} is high and the instruction byte is latched on the rising edge of \overline{WE} . Write cycles also internally latch addresses and data required for programming and erase operations.

		Pins									
	Firs	t Bus Cycle	Second Bus Cycle								
Mode	Operation	Address	D _{IN}	Operation	Address	D _{IN}	D _{OUT}				
Set Read	Write	Х	00H	Read	A _{IN}		D _{OUT}				
Read Sig. (MFG)	Write	Х	90H	Read	00		31H				
Read Sig. (Device)	Write	Х	90H	Read	01		B8H				
Erase	Write	Х	20H	Write	Х	20H					
Erase Verify	Write	A _{IN}	A0H	Read	Х		D _{OUT}				
Program	Write	Х	40H	Write	A _{IN}	D _{IN}					
Program Verify	Write	Х	C0H	Read	Х		D _{OUT}				
Reset	Write	Х	FFH	Write	Х	FFH					

Note:

(1) Logic Levels: X = Logic 'Do not care' (V_{IH}, V_{IL}, V_{PPL}, V_{PPH})

READ OPERATIONS

Read Mode

A Read operation is performed with both \overline{CE} and \overline{OE} low and with \overline{WE} high. V_{PP} can be either high or low, however, if V_{PP} is high, the Set READ command has to be sent before reading data (see Write Operations). The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 16 address pins. The respective timing waveforms for the read operation are shown in Figure 3. Refer to the AC Read characteristics for specific timing parameters.

Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A_9 or by sending an instruction to the command register (see Write Operations).

The conventional mode is entered as a regular READ mode by driving the \overline{CE} and \overline{OE} pins low (with \overline{WE} high), and applying the required high voltage on address pin A₉ while all other address lines are held at V_{IL}.

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O_0 to I/O_7 :

CATALYST Code =
$$00110001 (31H)$$

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O_0 to I/O_7 .

28F512 Code = 1011 1000 (B8H)

Standby Mode

With \overline{CE} at a logic-high level, the CAT28F512 is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impedance state.




Figure 3. A.C. Timing for Read Operation

WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

Read Mode

The device can be put into a standard READ mode by initiating a write cycle with 00H on the data bus. The subsequent read cycles will be performed similar to a standard EPROM or EEPROM Read.

Signature Mode

An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code 90H into the command register while keeping V_{PP} high. A read cycle from address 0000H with CE and OE low (and WE high) will output the device signature.


CATALYST Code = 00110001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O_0 to I/O_7 .


28F512 Code = 1011 1000 (B8H)

Erase Mode

During the first Write cycle, the command 20H is written into the command register. In order to commence the erase operation, the identical command of 20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory contents. The final erase cycle will be stopped at the rising edge of WE, at which time the Erase Verify command (A0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when WE goes low. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.









Erase-Verify Mode

The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased.


Programming Mode

The programming operation is initiated using the programming algorithm of Figure 7. During the first write cycle, the command 40H is written into the command register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of \overline{WE} , while the data is latched on the rising edge of \overline{WE} . The program operation terminates with the next rising edge of \overline{WE} . An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum program timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.


Program-Verify Mode

A Program-verify cycle is performed to ensure that all bits have been correctly programmed following each byte programming operation. The specific address is already latched from the write cycle just completed, and stays latched until the verify is completed. The Programverify operation is initiated by writing COH into the command register. An internal reference generates the necessary high voltages so that the user does not need to modify V_{CC}. Refer to AC Characteristics (Program/ Erase) for specific timing parameters.

Figure 6. A.C. Timing for Programming Operation







Note:

(1) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Abort/Reset

An Abort/Reset command is available to allow the user to safely abort an erase or program sequence. Two consecutive program cycles with FFH on the data bus will abort an erase or a program operation. The abort/ reset operation can interrupt at any time in a program or erase operation and the device is reset to the Read Mode.


POWER SUPPLY DECOUPLING

To reduce the effect of transient power supply voltage spikes, it is good practice to use a 0.1μ F ceramic capacitor between V_{CC} and V_{SS} and V_{PP} and V_{SS}. These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

POWER UP/DOWN PROTECTION

The CAT28F512 offers protection against inadvertent programming during V_{PP} and V_{CC} power transitions. When powering up the device there is no power-on sequencing necessary. In other words, V_{PP} and V_{CC} may power up in any order. Additionally V_{PP} may be hardwired to V_{PPH} independent of the state of V_{CC} and any power up/down cycling. The internal command register of the CAT28F512 is reset to the Read Mode on power up.


Figure 8. Alternate A.C. Timing for Program Operation



ALTERNATE CE-CONTROLLED WRITES

JEDEC	Standard	andard 28F512-9		12-90	2-90 28F512-12		28F512-15		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	t _{WC}	Write Cycle Time	90		120		120		ns
t _{AVEL}	t _{AS}	Address Setup Time	0		0		0		ns
t _{ELAX}	t _{AH}	Address Hold Time	40		40		40		ns
t _{DVEH}	t _{DS}	Data Setup Time	40		40		40		ns
t _{EHDX}	t _{DH}	Data Hold Time	10		10		10		ns
t _{EHGL}	-	Write Recovery Time Before Read	6		6		6		μs
t _{GHEL}	-	Read Recovery Time Before Write	0		0		0		μs
t _{WLEL}	t _{WS}	WE Setup Time Before CE	0		0		0		ns
t _{EHWH}	-	WE Hold Time After CE	0		0		0		ns
t _{ELEH}	t _{CP}	Write Pulse Width	40		40		40		ns
t _{EHEL}	t _{CPH}	Write Pulse Width High	20		20		20		ns
t _{VPEL}	-	VPP Setup Time to CE Low	100		100		100		ns





ORDERING INFORMATION

Orderable Part Numbers (for Pb-Free Devices)					
CAT28F512GA-12T	CAT28F512HRA-12T				
CAT28F512GA-15T	CAT28F512HRA-15T				
CAT28F512GA-90T	CAT28F512HRA-90T				
CAT28F512GI-12T	CAT28F512HRI-12T				
CAT28F512GI-15T	CAT28F512HRI-15T				
CAT28F512GI-90T	CAT28F512HRI-90T				
CAT28F512HA-12T	CAT28F512LA12				
CAT28F512HA-15T	CAT28F512LA15				
CAT28F512HA-90T	CAT28F512LA90				
CAT28F512HI-12T	CAT28F512LI12				
CAT28F512HI-15T	CAT28F512LI15				
CAT28F512HI-90T	CAT28F512LI90				

Notes:

- (1) The device used in the above example is a CAT28F512NI-90T (PLCC, Industrial Temperature, 90ns Access Time, Tape & Reel).
- (2) Solder-plate (tin-lead) packages, contact Factory for availability.
- (3) -40°C to +125°C is available upon request.

REVISION HISTORY

Date	Revision	Description	
20-Apr-04	G	Added Green packages in all areas. Delete data sheet designation Update Features Update Description Update Pin Configuration Update Write Operations Update Ordering Information Update Revision History Update Rev Number	
02-Jul-04	Н	Update Ordering Information	
15-Oct-08	I	Eliminate PDIP SnPb package.	
17-Nov-08	J	Change logo and fine print to ON Semiconductor	
31-Jul-09	к	Update Absolute Maximum Ratings Update Example of Ordering Information Update Ordering Information table	

ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application is which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attomey fees ansing out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center: Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative