

[Order](http://www.ti.com/product/BQ33100?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now







Support & **[Community](http://www.ti.com/product/BQ33100?dcmp=dsproject&hqs=support&#community)** 



**[BQ33100](http://www.ti.com/product/bq33100?qgpn=bq33100)**

SLUS987C –JANUARY 2011–REVISED DECEMBER 2019

# **BQ33100 Super Capacitor Manager**

**Technical [Documents](http://www.ti.com/product/BQ33100?dcmp=dsproject&hqs=td&#doctype2)** 

## <span id="page-0-1"></span>**1 Features**

- <sup>1</sup> Fully integrated 2-, 3-, 4-, and 5-series Super Capacitor Manager
- Can be used with up to 9-series capacitors without individual integrated capacitor monitoring and balancing
- <span id="page-0-2"></span>Active capacitor voltage balancing
	- Prevents super capacitor overvoltage during charging
- Capacitor health monitoring
	- Capacitance learning
	- ESR measurement
	- Operation status
	- State-of-charge
	- State-of-health
	- Charging voltage and current reports
	- Safety alerts with optional pin indication
- Integrated protection monitoring and control
	- Overvoltage
	- Short circuit
	- Excessive temperature
	- Excessive capacitor leakage
- <span id="page-0-0"></span>• 2-wire SMBus serial communications
- High-accuracy 16-bit delta-sigma ADC with a 16 channel multiplexer for measurement
	- Used for voltage, current, and temperature
- Low power consumption
	- $-$  < 660  $\mu$ A in NORMAL operating mode
	- < 1 µA in SHUTDOWN mode
- <span id="page-0-3"></span>Wide operating temperature:  $-40^{\circ}$ C to  $+85^{\circ}$ C

## **2 Applications**

- **[RAID systems](http://www.ti.com/solution/network-attached-storage-enterprise)**
- [Server blade cards](http://www.ti.com/solution/storage-area-network-and-host-bus-adapter-card)
- [UPS](http://www.ti.com/applications/industrial/power-delivery/overview.html)
- [Medical and test equipment](http://www.ti.com/applications/industrial/medical/overview.htm)
- [Portable instruments](http://www.ti.com/applications/personal-electronics/portable-electronics/overview.html)

## **3 Description**

The Texas Instruments BQ33100 Super Capacitor Manager is a fully integrated, single-chip solution that provides a rich array of features for charge control, monitoring, and protection for either 2-, 3-, 4-, or 5 series super capacitors with individual capacitor monitoring and balancing or up to 9-series capacitors with only the stack voltage being measured. With a small footprint of 7.8 mm  $\times$  6.4 mm in a compact 24pin TSSOP package, the BQ33100 maximizes functionality and safety while dramatically increasing ease of use and cutting the solution cost and size for super capacitor applications.

### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at the end of the data sheet.



## **Simplified Schematic**



www.ti.com

Page

## **Table of Contents**





## <span id="page-1-0"></span>4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision B (December 2015) to Revision C









SLUS987C –JANUARY 2011–REVISED DECEMBER 2019 **[www.ti.com](http://www.ti.com)**

## <span id="page-3-0"></span>**5 Description (Continued)**

Using its integrated high-performance analog peripherals, the BQ33100 battery manager measures and maintains an accurate record of available capacitance, state-of-health, voltage, current, temperature, and other critical parameters in super capacitors, and reports the information to the system host controller over a 2-wire SMBus 1.1 compatible interface.

The BQ33100 provides firmware-controlled protection on overvoltage, overtemperature, and overcharge, along with hardware-controlled protection for overcurrent in discharge and short circuit protection during charge and discharge.

## <span id="page-3-1"></span>**6 Pin Configuration and Functions**



## **Pin Functions**



#### (1)  $I = Input, O = Output, P = Power, IA = Analog Input, OD = Open Brain$



## **Pin Functions (continued)**



## <span id="page-4-0"></span>**7 Specifications**

## <span id="page-4-1"></span>**7.1 Absolute Maximum Ratings**

Over operating free-air temperature range (unless otherwise noted) $<sup>(1)</sup>$ </sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## <span id="page-4-2"></span>**7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SLUS987C –JANUARY 2011–REVISED DECEMBER 2019 **[www.ti.com](http://www.ti.com)**

## <span id="page-5-0"></span>**7.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)

<span id="page-5-3"></span>

## <span id="page-5-1"></span>**7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report ([SPRA953](http://www.ti.com/lit/pdf/spra953)).

## <span id="page-5-2"></span>**7.5 Electrical Characteristics: General Purpose I/O**

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)





## <span id="page-6-0"></span>**7.6 Supply Current**

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}C$  to 85 $\degree$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-6-1"></span>**7.7 REG27 LDO**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-6-2"></span>**7.8 Coulomb Counter**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to 85 $\degree$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) Post calibration performance

(2) Uncalibrated performance. This gain error can be eliminated with external calibration.

## <span id="page-6-3"></span>**7.9 ADC**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) Channel to channel offset

Copyright © 2011–2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS987C&partnum=BQ33100)*



## <span id="page-7-0"></span>**7.10 External Capacitor Voltage Balance Drive**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to 85 $\degree$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-7-1"></span>**7.11 Capacitor Voltage Monitor**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to 85 $\degree$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-7-2"></span>**7.12 Internal Temperature Sensor**

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-7-3"></span>**7.13 Thermistor Measurement Support**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-7-4"></span>**7.14 Internal Thermal Shutdown**

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}\text{C}$  to 85 $\degree$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) Parameters assured by design. Not production tested

## <span id="page-7-5"></span>**7.15 High-Frequency Oscillator**

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) The frequency drift is included and measured from the trimmed frequency at VCC = VCC = 14.4 V,  $T_A = 25^{\circ}$ C.<br>(2) The start-up time is defined as the time it takes for the oscillator output frequency to be ±3% when th The start-up time is defined as the time it takes for the oscillator output frequency to be  $\pm 3\%$  when the device is already powered.



### <span id="page-8-0"></span>**7.16 Low-Frequency Oscillator**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to 85 $\degree$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) The frequency drift is included and measured from the trimmed frequency at VCC = VCC = 14.4 V,  $T_A = 25^{\circ}$ C.

(2) The start-up time is defined as the time it takes for the oscillator output frequency to be  $\pm 3\%$ .

## <span id="page-8-1"></span>**7.17 RAM Backup**

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}C$  to 85 $\degree$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) Specified by design. Not production tested

## <span id="page-8-2"></span>**7.18 Flash**

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) Specified by design. Not production tested

SLUS987C –JANUARY 2011–REVISED DECEMBER 2019 **[www.ti.com](http://www.ti.com)**

## <span id="page-9-0"></span>**7.19 Current Protection Thresholds**

Typical values stated where T<sub>A</sub> = 25°C and VCC = VCC = 14.4 V, minimum and maximum values stated where T<sub>A</sub> = –40°C to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-9-1"></span>**7.20 Current Protection Timing**

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = VCC = 14.4 V, minimum and maximum values stated where  $T_A = -40^{\circ}$ C to  $85^{\circ}$ C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



## <span id="page-10-0"></span>**7.21 Timing Requirements: SMBus**

Typical values stated where T<sub>A</sub> = 25°C and VCC = VCC = 14.4 V, minimum and maximum values stated where T<sub>A</sub> = –40°C to 85°C and VCC = VCC = 3.8 V to 25 V (unless otherwise noted)



(1) The BQ33100 times out when any clock low exceeds  $t_{\text{TIMEOUT}}$ .

(2)  $t_{HIGH}$  maximum is the minimum bus idle time. SCL = SDA = 1 for t > 50 µs causes reset of any transaction involving BQ33100 that is in progress.

(3)  $t_{LOW:SET}$  is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.<br>(4)  $t_{LOW:MENT}$  is the cumulative time a master device is allowed to extend the clock cy

(4)  $t_{\text{LOW-MEXT}}$  is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.<br>(5) Bise time  $t_{\text{R}} = V_{\text{HMAX}} - 0.15$ ) to (V<sub>IHMIN</sub> + 0.15)

(5) Rise time  $t_R = V_{ILMAX} - 0.15$  to  $(V_{IHMIN} + 0.15)$ <br>(6) Fall time  $t_F = 0.9 V_{DD}$  to  $(V_{ILMAX} - 0.15)$ 

Fall time  $t_F = 0.9 V_{DD}$  to  $(V_{ILMAX} - 0.15)$ 



**Figure 1. SMBus Timing**



**Figure 2. SMBus t<sub>TIMEOUT</sub>** 

## **7.22 Typical Characteristics**

<span id="page-11-0"></span>

## <span id="page-11-1"></span>**8 Detailed Description**

## <span id="page-11-2"></span>**8.1 Overview**

The BQ33100 is a super capacitor monitor, balancing controller, and overall system manager. The device can individually monitor up to five series capacitors and up to nine when monitoring the total stack.

The device can also interact with an external charging solution to provide capacitance and effective series resistance (ESR) data on the stack.

### **NOTE**

The following notation is used in this document if SBS commands and data flash values are mentioned within a text block:

- SBS commands are set in italic, for example: *Voltage*
- SBS bits and flags are capitalized, set in italic and enclosed with square brackets, for example: *[SS]*
- Data flash values are set in bold italic, for example: *OV Threshold*
- All data flash bits and flags are capitalized, set in bold italic, and enclosed with square brackets, for example: *[OV]*

All SBS commands, data flash values and flags mentioned in a chapter are listed at the beginning of each chapter for reference.

The reference format for SBS commands is: SBS:Command Name(Command No.):Manufacturer Access(MA No.)[Flag], for example:

SBS:Voltage(0x09), or SBS:ManufacterAccess(0x00):Seal Device(0x0020)

#### **8.1.1 Super Capacitor Measurements**

The BQ33100 measures the series capacitor voltages or stack voltage, current, and temperature using a deltasigma analog-to-digital converter (ADC). The BQ33100 uses this measured data and advanced algorithms to determine the state-of-health (SOH) and available capacitance of the super capacitor.

#### *8.1.1.1 Voltage*

The BQ33100 has two separate modes, NORMAL mode and STACK mode, where measurements are taken and managed differently. Setting *Operation Cfg [STACK]* to 1 enables STACK mode; otherwise, the BQ33100 operates in NORMAL mode.



#### **Overview (continued)**

The BQ33100 updates the individual series capacitor voltages and stack voltage at one (1) second intervals when in NORMAL mode and measures the stack voltage at one (1) second intervals when in STACK mode. The internal ADC of the BQ33100 measures the voltage, scales, and offsets, and calibrates it appropriately. To ensure an accurate differential voltage sensing, the IC ground must be connected directly to the most negative terminal of the super capacitor stack, not to the positive side of the sense resistor. This minimizes the voltage drop across the PCB trace.

### *8.1.1.2 Current, Charge, and Discharge Counting*

The delta-sigma ADC measures the system current of the super capacitor by measuring the voltage drop across a small-value sense resistor (typically 5 m $\Omega$  to 20 m $\Omega$  typical) between the SRP and SRN pins. The ADC measures bipolar signals from –0.20 V to 0.25 V.

### *8.1.1.3 Device Calibration*

The BQ33100 requires voltage calibration to maximize accuracy of the monitoring system, and the BQ33100 evaluation software can perform this calibration. The external filter resistors, connected from each capacitor to the VCx input of the BQ33100, are required to be 1 kΩ.

For maximum capacitor voltage measurement accuracy, the BQ33100 can automatically calibrate its offset between the A-to-D converter and the input of the high-voltage translation circuit during normal operation.

#### *8.1.1.4 Temperature*

The BQ33100 has an internal temperature sensor and input for an external temperature sensor input, TS. The external input is used in conjunction with an NTC thermistor (default is Semitec 103AT) to sense the super capacitor temperature. The BQ33100 can be configured to use internal or external temperature sensors.

### <span id="page-12-0"></span>*8.1.1.5 Series Capacitor Configuration*

The BQ33100 can monitor two, three, four, or five capacitors in series. [Table 1](#page-12-1) shows the appropriate connectivity for the different options.

<span id="page-12-1"></span>

#### **Table 1. Series Capacitor Connectivity**

## **NOTE**

The CC0...CC2 bits in *Operation Cfg* must be programmed to match the corresponding configuration.

When in STACK mode (*Operation Cfg [STACK]* =1), VC1 must be connected to VC2 and VC3 connected to VC4. Additionally, a *divide-by-2* resistor divider must connect between the top and bottom of the capacitor array with VC1,2 being the top, VC3,4 being the middle, and VSS being the bottom. In this configuration, pins VC5 and VC5BAL are not used and must be connected to VSS.

## **8.2 Functional Block Diagram**

<span id="page-13-2"></span><span id="page-13-0"></span>

## <span id="page-13-1"></span>**8.3 Feature Description**

#### **8.3.1 Capacitance Monitoring and Learning**

## *8.3.1.1 Monitoring and Control Operational Overview*

The BQ33100 periodically determines the capacitance and equivalent series resistance (ESR) of the super capacitor array during normal operation. The *Learning Frequency* is a register that sets the time between automatic learning cycles of the super capacitor, which can also be manually executed by issuing a *Learn* command. The BQ33100 uses the learning cycles to update the *Capacitance* and *ESR* registers accordingly, and both are accessible through the SMBus interface.

The learning process is a multi-step procedure fully controlled by the BQ33100 that will perform the following sequence to learn capacitance and ESR:

- 1. Charge to *V Learn Max*.
- 2. Discharge using constant current load to a minimum voltage of the present charging voltage and internally record voltage and time.
- 3. Charge to *V Learn Max*.
- 4. Discharge using constant current load and internally record current and time.
- 5. Calculate capacitance and ESR based on recorded voltage and current.
- 6. Determine the new charging voltage.



## <span id="page-14-0"></span>**Feature Description (continued)**



**Figure 5. Voltage as Current During Learning**

#### where:

<span id="page-14-1"></span> $C = 1 \times (t[D]-t[C])/(V[C]-V[D])$  (1) and  $ESR = (V[A]-V[B])/I$  (2)

#### *8.3.1.2 Main Monitoring Registers*

*Capacitance* represents the total capacitance in the capacitor array and presents the value in units of F (Farads) to 1 decimal place.

On initialization, the BQ33100 sets *Capacitance* to the data flash value stored in *Initial Capacitance*. During subsequent learning cycles, the BQ33100 updates *Capacitance* with the last measured capacitance of the capacitor array. Once updated, the BQ33100 writes the new *Capacitance* value to data flash to *Capacitance*. *Capacitance* represents the full super capacitor reference for relative state-of-charge calculations.

*InitialCapacitance*—This is the first updated value of super capacitor capacitance and represented in units of F.

*RelativeStateOfCharge (RSOC)*—This represents the % of available energy. Use [Equation 3](#page-14-2) to calculate the RSOC.

(*Voltage* – *Min voltage*) / (Charging Voltage – *Min voltage*) (3)

<span id="page-14-2"></span>*Learning Frequency*—The *Learning Frequency* register sets the time between automatic learning cycles of the super capacitor, which can also be manually executed by issuing a *ManufacturerAccess Learn* command. The BQ33100 uses the learning cycles to measure the super capacitor capacitance and update the *Capacitance* register accordingly. When the BQ33100 is in UNSEALED mode then a value of 250 is used to set the learning Frequency to 10 minutes for test purposes.



### **Feature Description (continued)**

#### *8.3.1.3 Initial Capacitance at Device Reset*

The BQ33100 estimates the initial capacitance of a device reset, which is the case when the capacitors are first attached to the application circuit. This gives a reasonably accurate capacitance and RSOC value; however, super capacitor capacitance learning is required to improve the accuracy of capacitance and RSOC.

#### *8.3.1.4 Qualified Capacitance Learning*

The BQ33100 updates capacitance with an amount based on the value learned during a qualified learning cycle. Once updated, the BQ33100 writes the new *Capacitance* value to data flash to *Capacitance*.

The BQ33100 sets *[CL]* = 1 and clears *[LPASS]* in *OperationStatus()* when a qualified capacitance learning cycle begins. The period of time that the learning takes is set by *CL Time*, although the first learning cycle after a device reset will not occur until after an elapsed time of *Learning Frequency*. When a qualified learn has occurred, *[LPASS]* in *OperationStatus()* is set.

During the learning process, there are specific timeouts to protect from overcharge or overdischarge of the super capacitor array. At the beginning of each phase of charge and discharge, a timer is started. If the timer exceeds *Max Discharge Time* during the discharging phase, then *OperationStatus() [LDTO]* is set. If the timer exceeds *Max Charge Time* for the charging phase, then *OperationStatus() [LCTO]* is set. The flags are cleared upon the beginning of the next learning cycle.

### *8.3.1.5 Health Determination*

<span id="page-15-0"></span>The BQ33100 uses [Equation 4](#page-15-0) to determine the relative health of the capacitor:

#### *Health* = (*Capacitance* / *InitialCapacitance*) (4)

The BQ33100 will determine a new *ChargingVoltage()* at end of the learning cycle based on the newly learned *Capacitance*. The following warnings will be set based on the changes in *ChargingVoltage()* and the capacitor's ability to provide the minimum power needs.

*ChargingVoltage()* = *V Chg Nominal*, then *SafetyStatus[HLOW]*, *[HWARN]* and *[HFAIL]* are cleared.

If *ChargingVoltage()* is set to *V Chg A* or *V Chg B*, then *SafetyStatus[HLOW]* is set.

If *ChargingVoltage()* is set to *V Chg Max* then *SafetyStatus [HWARN]* is set.

If *ChargingVoltage()* is set to *V Chg Max* and the BQ33100 determines that the newly learned *Capacitance* cannot provide the minimum power requirements then *SafetyStatus [HFAIL]* is set.

The minimum power requirements is determined by the *Min Power*, *Required Time* and *Min Voltage* data flash values.

If the corresponding *[HLOW]*, *[HWARN]* or *[HFAIL]* bits are set in *FAULT* when the *SafetyStatus[HLOW]* or *[HWARN]* bit is set then the FAULT pin is set.

#### *8.3.1.6 ESR Measurement*

The BQ33100 measures the voltage on the capacitor stack when the LLEN pin (pin 17) is high with the initial learned value stored in *Initial ESR*, which is only updated once. The LLEN pin is controlled by firmware to enable a circuit that presents a constant current load to the full capacitor stack. With the known voltage and known current the ESR of the capacitor array can be determined. The final reported value of *ESR* is also adjusted by the data flash value of *ESR Offset*. The original value of the capacitor array *ESR* is stored in *Design ESR* but is not used by the BQ33100.

The final value of *ESR* can be read from the BQ33100 through *ESR*, which is in mΩ.

## *8.3.1.7 Monitor Operating Modes*

Entry and exit of each mode is controlled by data flash parameters. In DISCHARGE mode, the *[DSG]* flag in *OperationStatus()* is set. DISCHARGE mode is entered when *Current* goes below (–)*Dsg Current Threshold*. DISCHARGE mode is exited when *Current* goes above *Chg Current Threshold* threshold for more than 1 second.



CHARGE mode is entered when *Current* goes above *Chg Current Threshold*. CHARGE mode is exited when *Current* goes below *Dsg Current Threshold* for more than 1 second.

### **8.3.2 Capacitor Voltage Balancing**

Capacitor voltage balancing in the BQ33100 is accomplished by connecting an external parallel bypass load to each capacitor, and enabling the bypass load depending on each individual capacitors voltage level. The bypass load is typically formed by a P-CH MOSFET and a resistor connected in series across each capacitor. The filter resistors that connect the capacitor tabs to VC1 to approximately VC4 pins of the BQ33100 are required to be 1 k ohms to support this function on all capacitors other than the lowest. The lowest capacitor bypass is enabled through the VC5BAL pin. Capacitor Voltage Balancing is only operational after the *ManufacturerAccess* Lifetime and Capacitor Balancing Enable (0x21) command is sent to the BQ33100.

Using this circuit, the BQ33100 balances the capacitors during charge and after charge termination by discharging those capacitors with voltage above the threshold set in *CB Threshold* and if the ΔV in capacitor voltages exceeds the value programmed in *CB Min*. During capacitor voltage balancing, the BQ33100 measures the capacitor voltages periodically (during which time the voltage balancing circuit is turned off) and based on the capacitor voltages, the BQ33100 selects the appropriate capacitor to discharge. When ΔV of *CapacitorVoltage5...1* < *CB Min* then capacitor voltage balancing stops. Capacitor voltage balancing restarts when ΔV of *CapacitorVoltage5...1* ≥ *CB Restart* to avoid balancing start-stop oscillations.

Capacitor voltage balancing only occurs when:

- Charging current is detected (*Current* > *Chg Current Threshold* OR
- The *[FC]* flag in *OperationStatus* has been set AND
- Δ*CapacitorVoltage5...1* ≥ *CB Restart*.

Capacitor voltage balancing stops when:

- Δ*CapacitorVoltage5...1* < *CB Min*
- Discharging current detected (*Current* > *Dsg Current Threshold*)

This feature is disabled when in STACK mode, when *Operation Cfg [STACK ]* = 1.

#### **8.3.3 Charge Control**

The BQ33100 supports two main charge control architectures: discrete control and smart control. In a discrete charge control implementation, the CHGLVL0 and CHGLVL1 pins can be used to adjust the charging voltage of an external supply (see the reference schematic).

As the super capacitors age a higher charging voltage can be configured to offset the deteriorating super capacitor ESR and Capacitance due to aging. With the discrete control method there are 4 levels of charging voltages that can be chosen, *V Chg Nominal*, *V Chg A*, *V Chg B* and *V Chg Max*. The setting of the charging voltage is determined by the value of the latest determined required *Charging Voltage*.

The CHGLVL0 and CHGLVL1 pin states are defined by the V Chg X parameters selected per [Table 2](#page-16-0):

<span id="page-16-0"></span>

#### **Table 2. ChargingVoltage() Parameters**

In a smart control architecture the BQ33100 makes the appropriate maximum charging current and charging voltage per the charging algorithm available through the *ChargingCurrent* and *ChargingVoltage()* SMBus commands respectively. This enables either an SMBus master or smart charger to manage the charging of the super capacitor pack.

Copyright © 2011–2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS987C&partnum=BQ33100)*

#### *8.3.3.1 Charge Termination*

The BQ33100 determines charge termination if:

- The average charge current < *Taper Current* during 2 consecutive *Current Taper Window* time periods, AND
- *Voltage* + *Taper Voltage* ≥ *ChargingVoltage()*

#### **NOTE**

To make sure that the charge terminates properly, TI recommends that *Taper Current* be set to a value greater than the maximum charger voltage inaccuracy. In other words, the charger taper current must be set to a lower value than the taper current programmed in the dataflash to ensure proper charge termination and the FC bit gets set.

The BQ33100 sets the *[FC]* flag in *OperationStatus()* when a valid charge termination occurs and cleared when *RelativeStateOfCharge* is less than *FC Clear %*.

The *taper voltage* must be set to a value less than the *OV threshold*. This prevents an over voltage condition from occuring after the CL bit clears upon learning completion.

The BQ33100 can also determine charge termination if the RSOC is at a value equal to or greater than *FC set %*. If this is not the desired means of charge termination, *FC set %* must be set to -1%.

#### *8.3.3.2 CHG Override Control*

During the normal operation of the BQ33100 the CHG output of the BQ33100 is typically controlled automatically but can be overridden through the CHGOR pin (pin 21). On a low-to-high transition the CHG output is released turning off the external CHG FET and on a high-to-low transition the CHG output is pulled low after a programmable delay *CHG Enable Delay*. If *CHG Enable Delay* is programmed to 0 the delay is a maximum of 250 ms. If the CHG override function is not needed, then the CHGOR pin must connect to VSS.

#### **8.3.4 Lifetime Data Gathering**

#### *8.3.4.1 Lifetime Maximum Temperature*

During the operation lifetime of the BQ33100 it gathers temperature data. During this time the BQ33100 can be enabled to record the maximum value that the measured temperature reached. If the [*LTE*] flag is set in *OperationStatus*, *Lifetime Max Temp* value is updated if one of the following conditions are met:

- Internal measurement temperature *Lifetime Max Temp* > 1°C.
- Internal measurement temperature > *Lifetime Max Temp* for a period > 60 seconds.
- Internal measurement temperature > *Lifetime Max Temp* AND any other lifetime value is updated.



#### **Table 3. Lifetime Maximum Temperature**

#### *8.3.4.2 Lifetime Minimum Temperature*

During the operation lifetime of the BQ33100 it gathers temperature data. During this time the BQ33100 can be enabled to record the minimum value that the measured temperature reached. If the [*LTE*] flag is set, *Lifetime Min Temp* is updated if one of the following conditions are met:

- **Lifetime Min Temp** internal measurement temperature > 1°C.
- **Lifetime Min Temp** > internal measurement temperature for a period > 60 seconds.
- **Lifetime Min Temp** > internal measurement temperature > AND any other lifetime value is updated.





#### **Table 4. Lifetime Minimum Temperature**

## *8.3.4.3 Lifetime Maximum Capacitor Voltage*

During the operation lifetime of the BQ33100, it gathers voltage data . During this time, the BQ33100 can be enabled to record the maximum value that the measured voltage reached. If the [*LTE*] flag is set, *Lifetime Max Capacitor Voltage* is updated if one of the following conditions are met:

- Any internally measured capacitor voltage *Lifetime Max Capacitor Voltage* > 25 mV.
- Aany internally measured capacitor voltage > *Lifetime Max Capacitor Voltage* for a period > 60 seconds.
- Any internally measured capacitor voltage *Lifetime Max Capacitor Voltage* AND any other lifetime value is updated.



### **Table 5. Lifetime Max Capacitor Voltage**

### **8.3.5 Safety Detection Features**

The BQ33100 supports a wide range of super capacitor and system safety detection and protection features that are easily configured or enabled through the integrated data flash. These features are intended, through various configuration options, to provide a level of safety from external influences causing damage to components with the power path; for example, limiting the period of time the CHG FET is exposed to high current pulse charge conditions.

## *8.3.5.1 Capacitor Overvoltage (OV)*

The BQ33100 can detect capacitor overvoltage condition and protect capacitors from damage. When any *CapacitorVoltage5...1* exceeds (*ChargingVoltage()* / number of capacitors (see *Operation Cfg [CC2,1,0]* ) + *OV Threshold*) the *[OV]* flag in *SafetyAlert* is set.

When any *CapacitorVoltage5...1* exceeds (*ChargingVoltage()* / number of capacitors (see *Operation Cfg [CC2,1,0]* ) + *OV Threshold*) for a period greater than *OV Time* the *[OV]* flag in *SafetyStatus* is set.

When the BQ33100 is configured for PACK mode, when **Operation Cfg [STACK]** =1, then a fault is detected when *Voltage* exceeds (*ChargingVoltage()* + *OV Threshold*) the *[OV]* flag in *SafetyAlert* is set.

When the BQ33100 is configured for PACK mode, when **Operation Cfg [STACK]** =1, then a fault is detected when *Voltage* exceeds (*ChargingVoltage()* + *OV Threshold*) for a period greater than *OV Time* the *[OV]* flag in *SafetyStatus* is set.

This function is disabled if *OV Time* is set to 0.

In an overvoltage condition charging is disabled and the CHG FET is turned off, *ChargingCurrent* and *ChargingVoltage()* are set to 0.

The BQ33100 recovers from a capacitor overvoltage condition if all *CapacitorVoltages5..1* are equal to or lower than (*ChargingVoltage()* / number of capacitors (see *Operation Cfg [CC2,1,0]* ) + *OV Recovery*. If the BQ33100 is configured for PACK mode, then the recover occurs when *Voltage* is equal to or lower than (*ChargingVoltage()* + *OV Recovery*.

On recovery the *[OV]* flag is reset, and *ChargingCurrent* and *ChargingVoltage()* are set back to appropriate values per the charging algorithm.



## **NOTE**

When *ChargingVoltage()* has been set to 0 due to a detected condition then the capacitor overvoltage function is suspended.

## *8.3.5.2 Capacitor Voltage Imbalance (CIM)*

The BQ33100 starts capacitor voltage imbalance detection when *Current* is less than or equal to *CIM Current* AND ALL *CapacitorVoltage5..1* > *Min CIM Check Voltage*.

When the difference between highest capacitor voltage and lowest capacitor voltage exceeds *CIM Fail Voltage* the *[CIM]* flag in *SafetyAlert* is set.

When the difference between highest capacitor voltage and lowest capacitor voltage exceeds *CIM Fail Voltage* for a period greater than *CIM Time* the *[CIM]* flag in *SafetyStatus* is set and *ChargingCurrent* and *ChargingVoltage()* are set to 0 and the CHG FET is turned off. *SafetyStatus() [CIM]* is cleared and CHG FET is allowed to turn ON when the differences between the highest capacitor voltage and lowest capacitor voltage is less than *CIM Recovery*.

This function is disabled if *CIM Time* is set to 0.

The capacitor voltage imbalance detection is cleared when the difference between highest capacitor voltage and lowest capacitor voltage is less than *CIM Fail Voltage*. When this is detected then the CHG FET is allowed to be turned on, if other safety and configuration states permit, *ChargingCurrent* and *ChargingVoltage()* are set to the appropriate value per the charging algorithm, and the *[CIM]* flag in *SafetyStatus* is reset.

### *8.3.5.3 Weak Capacitor (CLBAD)*

When the capacitor array has been fully charged (indicated by *OperationStatus [FC]* being set) then it is monitored for excessive leakage.

When *Current* exceeds *CLBAD Current* the *[CLBAD]* flag in *SafetyAlert* is set.

When *Current* exceeds *CLBAD* for a period greater than *CLBAD Time* the *[CLBAD]* flag in *SafetyStatus* is set.

This function is disabled if *CLBAD Time* is set to 0.

In a weak capacitor condition, charging is disabled and the CHG FET is turned off, *ChargingCurrent* and *ChargingVoltage()* are set to 0.

The weak capacitor fault is cleared when *Current* falls equal to or below the *CLBAD Recovery* limit. When the recovery condition is detected, then the CHG FET is allowed to be turned on, if other safety and configuration states permit, *ChargingCurrent* and *ChargingVoltage()* are set to the appropriate value per the charging algorithm, and the *[CLBAD]* flag in *SafetyStatus* is reset.

## *8.3.5.4 Overtemperature (OT)*

The BQ33100 has overtemperature protection to prevent charging at excessive temperatures.

When *Temperature* exceeds *OT Chg* the *[OT]* flag in *SafetyAlert* is set.

When *Temperature* exceeds *OT Chg* for a period greater than *OT Chg Time* the *[OT]* flag in *SafetyStatus* is set.

This function is disabled if *OT Chg Time* is set to 0.

In an overtemperature condition, charging is disabled and the CHG FET is turned off, *ChargingCurrent* and *ChargingVoltage()* are set to 0.

The overtemperature fault is cleared when *Temperature* falls equal to or below the *OT Chg Recovery* limit. When the recovery condition is detected, then the CHG FET is allowed to be turned on, if other safety and configuration states permit, *ChargingCurrent* and *ChargingVoltage()* are set to the appropriate value per the charging algorithm, and the *[OT]* flag in *SafetyStatus* is reset.

## *8.3.5.5 Overcurrent During Charging (OC Chg)*

The BQ33100 has an independent level of recoverable overcurrent protection during charging.

When *Current* exceeds *OC Chg* the *[OCC]* flag in *SafetyAlert* is set.



When *Current* exceeds *OC Chg* for a period greater than *OC Chg Time* the *[OCC]* flag in *SafetyStatus* is set and *ChargingCurrent* and *ChargingVoltage()* are set to 0.

This function is disabled if *OC Chg Time* is set to 0.

The overcurrent fault is cleared when *Current* falls below *OC Chg Recovery*. When a charging-fault recovery condition is detected, then the CHG FET is allowed to be turned on, if other safety and configuration states permit, *ChargingCurrent* and *ChargingVoltage()* are set to the appropriate value per the charging algorithm, and the *[OCC]* flag in *SafetyStatus* is reset.

## *8.3.5.6 Overcurrent During Discharging (OC Dsg)*

The BQ33100 overcurrent is discharge detection executed by the integrated AFE is configured by the BQ33100 data flash *OC Dsg* and *OC Dsg Time* registers.

When the integrated AFE detects a overcurrent in discharge condition the charge FET is turned off and the *[OCD]* flag in *SafetyStatus* is set, the internal current recovery timer is reset and *ChargingCurrent* and *ChargingVoltage()* are set to 0.

The recovery is controlled by the BQ33100 and requires that *Current* be ≤ *OC Dsg Recovery* threshold and that the internal AFE current recovery timer ≥ *Current Recovery Time*.

When the recovery condition is detected, *ChargingCurrent* and *ChargingVoltage()* are set to the appropriate value per the charging algorithm, and the *[OCD]* flag in*SafetyStatus* is reset.

### *8.3.5.7 Short-Circuit During Charging (SC Chg)*

The BQ33100 short-circuit during charging protection is executed by the integrated AFE is configured by the BQ33100 data flash *SC Chg Cfg* register.

When the integrated AFE detects a short circuit fault the charge FET is turned off and the *[SCC]* flag in *SafetyStatus* is set, the internal current recovery timer is reset and *ChargingCurrent* and *ChargingVoltage()* are set to 0.

The recovery is controlled by the BQ33100 and requires that *AverageCurrent* be ≤ *SC Recovery* threshold and that the internal AFE current recovery timer ≥ *Current Recovery Time*.

When the recovery condition is detected, *ChargingCurrent* and *ChargingVoltage()* are set to the appropriate value per the charging algorithm, and the *[SCC]* flag in*SafetyStatus* is reset.

## *8.3.5.8 Short-Circuit During Discharging (SC Dsg)*

The BQ33100 short-circuit during discharging detection is executed by the integrated AFE is configured by the BQ33100 data flash *SC Dsg Cfg* register.

When the integrated AFE detects a short circuit fault the charge FET is turned off and the *[SCD]* flag in *SafetyStatus* is set, the internal current recovery timer is reset and *ChargingCurrent* and *ChargingVoltage()* are set to 0.

The recovery is controlled by the BQ33100 and requires that *Current* be ≤ *SC Recovery* threshold and that the internal AFE current recovery timer ≥ *Current Recovery Time*.

When the recovery condition is detected, *ChargingCurrent* and *ChargingVoltage()* are set to the appropriate value per the charging algorithm, and the *[SCD]* flag in*SafetyStatus* is reset.

## *8.3.5.9 AFE Watchdog (WDF)*

The integrated AFE automatically turns off the CHG FET and sets the *[WDF]* flag in *SafetyStatus* if the integrated AFE does not receive the appropriate frequency on the internal watchdog input (WDI) signal.

#### *8.3.5.10 Integrated AFE Communication Fault (AFE\_C)*

After a full reset the BQ33100 and the AFE offset and gain values are read twice and compared. The *AFE Init Limit* sets the maximum difference in A/D counts of two successful readings of offset and gain, which the device still considers as the same value. If the gain and offset values are still not considered the same after *AFE Init Retry Limit* comparison retries, the device reports a permanent failure error by setting *SafetyStatus() [AFE\_C]*.



Additionally, the BQ33100 periodically validates its read and write communications with the integrated AFE. If either a read or write verify fails, an internal AFE\_Fail\_Counter is incremented. If the AFE\_Fail\_Counter reaches AFE Fail Limit, the BQ33100 sets the [AFE\_C] flag in SafetyStatus. An AFE communication fault condition can also be declared if, after a full reset, the initial gain and offset values read from the AFE cannot be verified. These values are A to D readings of the integrated AFE VCx signal. The integrated AFE offset values are verified by reading the values twice and confirming that the readings are within acceptable limits. The maximum number of read retries, if offset and gain value verification fails and [AFE\_C] fault is declared, is set in AFE Fail Limit If the AFE Fail Limit is set to 0, this feature is disabled.

## <span id="page-21-1"></span>*8.3.5.11 Data Flash Fault (DFF)*

The BQ33100 can detect if the data flash is not operating correctly. A permanent failure is reported when either: (i) After a full reset the instruction flash checksum does not verify; (ii) if any data flash write does not verify; or (iii) if any data flash erase does not verify

When a data flash fault is detected then the *[DFF]* flag in *SafetyStatus* is set.

#### *8.3.5.12 FAULT Indication (FAULT Pin)*

The BQ33100 provides the status of the safety detection through *SafetyStatus*. To provide an extra indication of a fault state ( *SafetyStatus* ≠ 0x00) the BQ33100 will set the FAULT pin (pin 15) if the corresponding *SafetyStatus* bit is set in *Fault*.

#### **8.3.6 Communications**

The BQ33100 uses SMBus v1.1 for host communications although an SMBus slave can be communicated with through an  $I^2C$  master.

#### *8.3.6.1 SMBus On and Off State*

The BQ33100 detects a SMBus off state when SCL and SDA are logic-low for ≥ 2 seconds. Clearing this state requires either SCL or SDA to transition high. Within 1 ms, the communication bus is available.

#### <span id="page-21-0"></span>**8.3.7 Security (Enables and Disables Features)**

There are two levels of secured operation within the BQ33100, Sealed and Unsealed. To switch between the levels, different operations are needed with different codes.

1.Unsealed to Sealed — The use of the *Seal* command instructs the BQ33100 to limit access to the SBS functions and data flash space and sets the *[SS]* flag. In SEALED mode, available standard SBS functions have access per the Smart Battery Data Specification (SBS). Extended SBS Functions and data flash are not accessible. Once in SEALED mode, the part can never permanently return to UNSEALED mode.

2. Sealed to Unsealed — Instructs the BQ33100 to extend access to the SBS and data flash space and clears the *[SS]* flag. In UNSEALED mode, all data, SBS, and DF have read and write access. Unsealing is a 2 step command performed by writing the 1st word of the *UnSealKey* to *ManufacturerAccess* followed by the second word of the *UnSealKey* to *ManufacturerAccess*. The unseal key can be read and changed through the extended SBS block command *UnSealKey* when in UNSEALED mode. To return to the SEALED mode, either a hardware reset is needed, or the *ManufacturerAccess Seal* command is needed.

#### **8.3.8 Measurement System Calibration**

The BQ33100 does not require calibration, but can be calibrated for improved measurement accuracy.

#### *8.3.8.1 Coulomb Counter Deadband*

The BQ33100 does not accumulate charge or discharge for monitoring when the current input is below the **Deadband** threshold which must be set sufficiently high to prevent false signal detection with no charge or discharge flowing through the sense resistor.

#### *8.3.8.2 Auto Calibration*

The BQ33100 provides an auto-calibration feature to cancel the voltage offset error across SRP and SRN for maximum charge measurement accuracy. The BQ33100 performs auto-calibration when the SMBus lines stay low continuously for a minimum of 5 s and *Temperature* is within bounds of 5°C and 45°C.



#### *8.3.8.3 Current Gain*

*Current Gain* sets the mA current scale factor for the coulomb counter. Use calibration routines to set this value.



#### **Table 6. Current Gain**

### *8.3.8.4 CC Delta*

*CC Delta* sets the mF capacitance scale factor for the coulomb counter. Use calibration routines to set this value.



## **Table 7. CC Delta**

#### *8.3.8.5 Cap1 K-factor*

This register value stores the ADC voltage translation factor for the top capacitor (Capacitor 1), which is connected between the VC1 and VC2 pins. By default, this value is not used and the factory calibration are in effect. This value overrides the factory calibration when the K-factor Override Flag is set to 0x9669 by the software calibration process. The calibration routine sets this value, however the value can be manually modified according to [Equation 5:](#page-22-0)

New StackVoltageKfactor = Existing StackVoltageKfactor × Actual Applied Voltage / Reported Voltage (5)

#### **Table 8. Cap1 K-factor**

<span id="page-22-0"></span>

#### *8.3.8.6 Cap2 K-factor*

This register value stores the ADC voltage translation factor for Capacitor 2, which is connected between the VC2 and VC3 pins. By default, this value is not used and the factory calibration are in effect. This value overrides the factory calibration when the K-factor Override Flag is set to 0x9669 by the software calibration process. The calibration routine sets this value, however the value can be manually modified according to [Equation 6](#page-22-1):

New StackVoltageKfactor = Existing StackVoltageKfactor × Actual Applied Voltage / Reported Voltage (6)

## **Table 9. Cap2 K-factor**

<span id="page-22-1"></span>

## *8.3.8.7 Cap3 K-factor*

<span id="page-22-2"></span>This register value stores the ADC voltage translation factor for Capacitor 3, which is connected between the VC3 and VC4 pins. By default, this value is not used and the factory calibration are in effect. This value overrides the factory calibration when the K-factor Override Flag is set to 0x9669 by the software calibration process. The calibration routine sets this value, however the value can be manually modified according to [Equation 7](#page-22-2):

New StackVoltageKfactor = Existing StackVoltageKfactor × Actual Applied Voltage / Reported Voltage (7)

**NSTRUMENTS** 

EXAS

#### **Table 10. Cap3 K-factor**



#### *8.3.8.8 Cap4 K-factor*

This register value stores the ADC voltage translation factor for Capacitor 4, which is connected between the VC4 and VC5 pins. By default, this value is not used and the factory calibration are in effect. This value overrides the factory calibration when the K-factor Override Flag is set to 0x9669 by the software calibration process. The calibration routine sets this value, however the value can be manually modified according to [Equation 8](#page-23-0):

New StackVoltageKfactor = Existing StackVoltageKfactor × Actual Applied Voltage / Reported Voltage (8)

<span id="page-23-0"></span>

**Table 11. Cap4 K-factor**

# *8.3.8.9 Cap5 K-factor*

<span id="page-23-1"></span>This register value stores the ADC voltage translation factor for the bottom capacitor (Capacitor 5), which is connected between the VC5 and VSS pins. The calibration routine sets this value, however the value can be manually modified according to [Equation 9](#page-23-1):

New StackVoltageKfactor = Existing StackVoltageKfactor × Actual Applied Voltage / Reported Voltage (9)

#### **Table 12. Cap5 K-factor**



#### *8.3.8.10 K-factor Override Flag*

This register value is by default 0, indicating that the factory calibrated K-factors are being used. If this register is set to 0x9669, Cap1 to approximately Cap5 K-factors in the data flash are used for voltage translation.





#### *8.3.8.11 System Voltage K-factor*

This register value stores the scale factor for the PackVoltage, voltage measured at the VCCPACK pin of the BQ33100. The calibration routine sets this value, however the value can be manually modified according to [Equation 10:](#page-23-2)

New StackVoltageKfactor = Existing StackVoltageKfactor × Actual Applied Voltage / Reported Voltage (10)

<span id="page-23-2"></span>

## **Table 14. System Voltage K-factor**



#### *8.3.8.12 Stack Voltage K-factor*

This register value stores the scale factor for the Stack Voltage, voltage measured at the VCC pin of the BQ33100. The calibration routine sets this value, however the value can be manually modified according to [Equation 11:](#page-24-0)

New StackVoltageKfactor = Existing StackVoltageKfactor × Actual Applied Voltage / Reported Voltage (11)

<span id="page-24-0"></span>

#### **Table 15. Stack Voltage K-factor**

#### *8.3.8.13 K-factor Stack Override Flag*

This register value is by default 0, indicating that the factory calibrated stack K-factor is being used. If this register is set to 0x9669, Stack Voltage K-factor in the data flash are used for stack voltage translation.

#### **Table 16. K-factor Stack Override Flag**



#### *8.3.8.14 CC Offset*

This register value stores the coulomb counter offset compensation. It is set during CC Offset calibration, or by automatic calibration of the BQ33100 before the gauge enters shutdown. TI does not recommend to manually change this value.

#### **Table 17. CC Offset**



#### *8.3.8.15 Board Offset*

This register value stores the compensation for the PCB dependant coulomb counter offset. TI recommends to use characterization data of the actual PCB to set this value.

#### **Table 18. Board Offset**



## *8.3.8.16 Int Temp Offset*

This register value stores the internal temperature sensor offset compensation. Use calibration routines to set this value



#### **Table 19. Int Temp Offset**

### *8.3.8.17 Ext1 Temp Offset*

This register value stores the temperature sensor offset compensation for the external temperature sensor 1 connected at the TS pin of the BQ33100. Use calibration routines to set this value





### *8.3.8.18 CC Current*

This value sets the current used for the CC calibration when in CALIBRATION mode.

#### **Table 21. CC Current**



### *8.3.8.19 Voltage Signal*

This value sets the voltage used for calibration when in CALIBRATION mode.

#### **Table 22. Voltage Signal**



#### *8.3.8.20 Temp Signal*

This value sets the temperature used for the temperature calibration in CALIBRATION mode.

#### **Table 23. Temp Signal**



#### *8.3.8.21 CC Offset Time*

This value sets the time used for the CC Offset calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiples of 250. Numbers less than 250 will cause a CC Offset calibration error. Numbers greater than 250 will be rounded down to the nearest multiple of 250.

#### **Table 24. CC Offset Time**



## *8.3.8.22 ADC Offset Time*

This constant defines the time for the ADC Offset calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiples of 32. Numbers less than 32 will cause an ADC offset calibration error. Numbers greater than 32 will be rounded down to the nearest multiple of 32.



#### **Table 25. ADC Offset Time**



#### *8.3.8.23 Current Gain Time*

This constant defines the time for the Current Gain calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiples of 250. Numbers less than 250 will cause a Current gain calibration error. Numbers greater than 250 will be rounded down to the nearest multiple of 250.

#### **Table 26. Current Gain Time**



#### *8.3.8.24 Voltage Time*

This constant defines the time for the voltage calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiples of 1984. Numbers less than 1984 will cause a voltage calibration error. Numbers greater than 1984 will be rounded down to the nearest multiple of 1984.

#### **Table 27. Voltage Time**



#### *8.3.8.25 Temperature Time*

This constant defines the time for the temperature calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiples of 32. Numbers less than 32 will cause a temperature calibration error. Numbers greater than 32 will be rounded down to the nearest multiple of 32.

#### **Table 28. Temperature Time**



## *8.3.8.26 Cal Mode Timeout*

The BQ33100 will exit CALIBRATION mode automatically after a *Cal Mode Timeout* period.

#### **Table 29. Cal Mode Timeout**



## *8.3.8.27 Ext Coef a1..a5, b1..b4, Ext rc0, Ext adc0*

These values characterize the external thermistor connected to the TS pin of the BQ33100. The default values characterize the Semitec 103AT NTC thermistor. Do not modify these values without consulting TI.





### *8.3.8.28 Rpad*

This value characterizes the pad resistance of the BQ33100. Do not modify without consulting TI.

### **Table 31. Rpad**



## *8.3.8.29 Rint*

This value characterizes the internal resistance of the BQ33100. Do not modify without consulting TI.

#### **Table 32. Rint**



## *8.3.8.30 Int Coef 1..4, Int Min AD, Int Max Temp*

These values characterize the internal thermistor of the BQ33100. Do not modify these values without consulting TI.







#### *8.3.8.31 Filter*

<span id="page-28-1"></span>**Filter** defines the filter constant used in the AverageCurrent calculation, [Equation 12:](#page-28-1)

*AverageCurrent* new = a x *AverageCurrent* old + (1 – a) x Current

where

•  $a = \langle \text{Filter} \rangle / 256$ ; the time constant = 1 sec/ln(1/a) (default 14.5 sec) (12)

#### **Table 34. Filter**



#### *8.3.8.32 Deadband*

Any current within ±*DeadBand* will be reported as 0 mA by the *Current* function.

#### **Table 35. Deadband**



### *8.3.8.33 CC Deadband*

This constant defines the deadband voltage for the measured voltage between the SR1 and SR2 pins used for capacitance accumulation in units of 294 nV. Any voltages within ±*CC Deadband* do not contribute to capacitance accumulation.

#### **Table 36. CC Deadband**



#### <span id="page-28-0"></span>**8.4 Device Functional Modes**

The BQ33100 supports two power modes:

- In NORMAL mode, the BQ33100 performs measurements, calculations, protection decisions, and data updates in 1 second intervals. Between these intervals, the BQ33100 is in a reduced power mode.
- In SHUTDOWN mode, the BQ33100 is powered down with only a voltage based wake function operating.

#### **8.4.1 Operating Power Modes**

The BQ33100 has two operating power modes, NORMAL and SHUTDOWN mode.

NORMAL mode—During normal operation, the BQ33100 takes *Current*, *Voltage*, and *Temperature* measurements, performs calculations, updates SBS data, and makes protection and status decisions at onesecond intervals. Between these periods of activity, the BQ33100 is in a reduced power state.

SHUTDOWN mode—The BQ33100 enters SHUTDOWN mode if the following conditions are met:

- $V_{VCC} \leq$  Minimum operating voltage
- *ManufacturerAccess*: *Shutdown* command received AND *Current* = 0 AND *Voltage* < *Shutdown Voltage* threshold.

Upon initial power up or a reset of the BQ33100, application of a voltage >  $V_{STARTUP}$  must be applied to the VCCPACK pin. The BQ33100 will then power up and enter NORMAL mode.



### <span id="page-29-0"></span>**8.5 Programming**

#### **8.5.1 Communications**

The BQ33100 uses SMBus v1.1 with optional packet error checking (PEC) per the SMBus specification.

### *8.5.1.1 BQ33100 Slave Address*

The BQ33100 uses the address 0x16 on SMBus for communication.

### *8.5.1.2 SMBus On and Off State*

The BQ33100 detects an SMBus off state when SCL and SDA are logic-low for ≥ 2 seconds. Clearing this state requires either SCL or SDA to transition high. Within 1 ms, the communication bus is available.

### *8.5.1.3 Packet Error Checking*

The BQ33100 can receive data with or without PEC. In the write-word protocol, the BQ33100 receives the PEC after the last byte of data from the host. If the host does not support PEC, the last byte of data is followed by a stop condition. After receipt of the PEC, the BQ33100 compares the value to its calculation. If the PEC is correct, the BQ33100 responds with an ACKNOWLEDGE. If it is not correct, the BQ33100 responds with a NOT ACKNOWLEDGE.

#### **8.5.2 SBS Commands**

All SBS Values are updated in 1-second intervals. The extended SBS commands are only available when the BQ33100 device is in UNSEALED mode.

#### *8.5.2.1 SBS Command Summary*



#### **Table 37. SBS Commands**

#### **Table 38. Extended SBS Commands**



30







### *8.5.2.2 SBS Command Details*

The following provides detailed descriptions of the SBS commands.

#### <span id="page-30-0"></span>**8.5.2.2.1 ManufacturerAccess (0x00)**

This read- or write-word function provides super capacitor data to system along with access to BQ33100 controls and security features.

**Table 39. ManufacturerAccess**





#### *8.5.2.2.1.1 Device Type (0x0001)*

Returns the IC part number





#### *8.5.2.2.1.2 Firmware Version (0x0002)*

Returns the firmware version. The format is most-significant byte (MSB) = Decimal integer, and the leastsignificant byte (LSB) = subdecimal integer, for example: 0x0120 = version 01.20.

#### **Table 42. Firmware Version**



#### *8.5.2.2.1.3 Hardware Version (0x0003)*

Returns the hardware version stored in a single byte of reserved data flash, for example: 0x00A7 = Version A7.

#### **Table 43. Hardware Version**



#### *8.5.2.2.1.4 DF Checksum (0x0004)*

This function is only available when the BQ33100 is in UNSEALED mode, indicated by the [*SS*] *OperationStatus* flag. A write to this command forces the BQ33100 to generate a checksum of the full data flash (DF) array. The generated checksum is then returned within 45 ms.

> **NOTE** If another SMBus command is received while the checksum is being generated, the DF checksum is generated but the response may time out.

#### **Table 44. DF Checksum**



#### *8.5.2.2.1.5 Seal Device (0x0020)*

Instructs the BQ33100 to limit access to the extended SBS functions and data flash space, sets the *[SS]* flag. This command is only available when the BQ33100 is in UNSEALED mode. See *[Security \(Enables and Disables](#page-21-0) [Features\)](#page-21-0)* for detailed information.

#### *8.5.2.2.1.6 Lifetime and Capacitor Balancing Enable (0x0021)*

Enables and Disables the logging of lifetime data to non-volatile memory and capacitor balancing

#### *8.5.2.2.1.7 FAULT Activation (0x0030)*

This command drives the FAULT pin high. This command is only available when the BQ33100 is in UNSEALED mode.



#### *8.5.2.2.1.8 FAULT Clear (0x0031)*

**[www.ti.com](http://www.ti.com)** SLUS987C –JANUARY 2011–REVISED DECEMBER 2019

**[BQ33100](http://www.ti.com/product/bq33100?qgpn=bq33100)**

This command sets the FAULT pin back to low. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.9 CHGLVL0 Activation (0x0032)*

This command drives the CHGLVL0 pin high. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.10 CHGLVL0 Clear (0x0033)*

This command sets the CHGLVL0 pin back to low. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.11 CHGLVL1 Activation (0x0033)*

This command drives the CHGLVL0 pin high. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.12 CHGLVL1 Clear (0x0034)*

This command sets the CHGLVL0 pin back to low. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.13 Learn Load Activation (0x0037)*

This command drives the LLEN pin high. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.14 Learn Load Clear (0x0038)*

This command sets the LLEN pin back to low. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.15 Calibration Mode (0x0040)*

Places the BQ33100 into CALIBRATION mode. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.16 Reset (0x0041)*

The BQ33100 undergoes a full reset. The BQ33100 holds the clock line down for a few milliseconds to complete the reset. If *ChargingVoltage()* < *Voltage* after a reset, then the pack is discharged using the capacitor voltage balancing circuitry. This command is only available when the BQ33100 is in UNSEALED mode.

#### *8.5.2.2.1.17 Unseal Device (UnsealKey)*

Instructs the BQ33100 to enable access to the SBS functions and data flash space and clear the *[SS]* flag. This two-step command needs to be written to *ManufacturerAccess* in the following order: 1st word of the UnSealKey followed by the 2nd word of the UnSealKey. If the command fails 4 seconds must pass before the command can be reissued. This command is only available when the BQ33100 is in SEALED mode. See *[Security \(Enables and](#page-21-0) [Disables Features\)](#page-21-0)* for detailed information.

#### *8.5.2.2.1.18 Extended SBS Commands*

Also available through *ManufacturerAccess* in UNSEALED mode are some of the extended SBS commands. The result of these commands need to be read from *ManufacturerAccess* after a write to *ManufacturerAccess*.

#### **8.5.2.2.2 Temperature (0x08)**

This read-word function returns an unsigned integer value of the temperature in units of 0.1°K, as measured by the BQ33100. It has a range of 0 to 6553.5°K. The source of the measured temperature is configured by the *[TEMP1]* and *[TEMP0]* bits in the *Operation Cfg* register.

```
Copyright © 2011–2019, Texas Instruments Incorporated Submit Documentation Feedback
```
#### **Table 45. Temperature**



#### **8.5.2.2.3 Voltage (0x09)**

This read-word function returns an unsigned integer value of the capacitor stack array (voltage at the VC1 input) in mV with a range of 0 to 20000 mV.

#### **Table 46. Voltage**



#### **8.5.2.2.4 Current (0x0A)**

This read-word function returns a signed integer value of the measured current being supplied (or accepted) by the super capacitor pack in mA, with a range of –32768 to 32767. A positive value indicates charge current and a negative value indicates discharge.

Any current value within the *Deadband* will be reported as 0 mA by the *Current* function.

### **Table 47. Current**



#### **8.5.2.2.5 ESR (0x0B)**

This read-word function returns an unsigned integer value of the Super Capacitor array total ESR in mΩ with a range of 0 to 65535 m $\Omega$ .

#### **Table 48. ESR**



#### **8.5.2.2.6 RelativeStateofCharge (0x0D)**

This read-word function returns an unsigned integer value of the predicted remaining super capacitor capacitance expressed as a percentage of *Capacitance* with a range of 0 to 100%, with fractions of % rounded up.

If the *[RSOCL]* bit in *Operation Cfg* is set, then *RelativeStateofCharge* is held at 99% until primary charge termination occurs and only displays 100% upon entering primary charge termination.

If the *[RSOCL]* bit in*Operation Cfg* is cleared, then *RelativeStateofCharge* is not held at 99% until primary charge termination occurs. Fractions of % greater than 99% are rounded up to display 100%.



#### **Table 49. RelativeStateofCharge**



#### **8.5.2.2.7 Health (0x0E)**

This read-word function returns an unsigned integer value of the predicted health of the super capacitor pack expressed as a percentage of *Capacitance* / *InitialCapacitance* with a range of 0 to 100%, with fractions of % rounded up.



#### **Table 50. Health**

#### **8.5.2.2.8 Capacitance (0x10)**

This read- or write-word function returns an unsigned integer value, with a range of 0 to 65535, of the predicted full charge capacitance in the super capacitor pack. This value is expressed in F.





#### **8.5.2.2.9 ChargingCurrent (0x14)**

This read-word function returns an unsigned integer value of the desired charging current, in mA, with a range of 0 to 65534.

#### **Table 52. ChargingCurrent**



#### **8.5.2.2.10 ChargingVoltage (0x15)**

This read-word function returns an unsigned integer value of the desired charging voltage, in mV, where the range is 0 to 65534.

#### **Table 53. ChargingVoltage**



#### **8.5.2.2.11 CapacitorVoltage5..1 (0x3B..0x3F)**

These read-word functions return an unsigned value of the calculated individual capacitor voltages, in mV, with a range of 0 to 65535. *CapacitorVoltage1* corresponds to the bottom most series capacitor element, while *CapacitorVoltage5* corresponds to the top-most series capacitor element.

**ISTRUMENTS** 

**EXAS** 

#### **Table 54. CapacitorVoltage5..1**



#### **8.5.2.2.12 Extended SBS Commands**

Also available through *ManufacturerAccess* in SEALED mode are some of the extended SBS commands. The commands available are listed below. The result of these commands needs to be read from *ManufacturerAccess* after a write to *ManufacturerAccess.*

#### *8.5.2.2.12.1 FETControl(0x46)*

This write- and read-word function allows direct control of the CHG FET for test purposes. The BQ33100 overrides this command unless in NORMAL mode.

#### **Table 55. FETControl**



#### **Figure 6. FETControl Registers**



LEGEND: All values are read-only.

**CHG**—Charge (CHG) FET Control

 $0 = CHG$  FET is turned OFF.

1 = CHG FET is turned ON.

#### *8.5.2.2.12.2 SafetyAlert (0x50)*

This read-word function returns indications of pending safety issues, such as running safety timers, or fail counters that are non-0, but have not reached the required time or value to trigger a *SafetyStatus* failure. These flags do not cause the FAULT pin to be set.

#### **Table 56. SafetyAlert**





#### **Figure 7. SafetyAlert Registers**



LEGEND: All values are read-only.



#### *8.5.2.2.12.3 SafetyStatus (0x51)*

This read-word function returns the status of the safety features. These flags do not cause the FAULT pin to be set unless the corresponding bit in *FAULT* is set.

### **Table 57. SafetyStatus**



## **Figure 8. SafetyStatus Registers**



LEGEND: All values are read-only.



### **SCD** 1= AFE short circuit during discharge fault

#### *8.5.2.2.12.4 OperationStatus (0x54)*

This read-word function returns the current operation status.

#### **Table 58. OperationStatus**



#### **Figure 9. OperationStatus Registers**

<span id="page-37-0"></span>



#### *8.5.2.2.12.5 SystemVoltage (0x5a)*

This read-word function returns an unsigned integer value of the voltage at VCC (pin 24) in mV with a range of 0 mV to 20000 mV.



#### **Table 59. SystemVoltage**

#### *8.5.2.2.12.6 UnSealKey(0x60)*

This read- or write-block command allows the user to change the Unseal key for the Sealed-to-Unsealed security-state transition. This function is only available when the BQ33100 is in the UNSEALED mode, indicated by a cleared *[SS]* flag.

The order of the bytes, when entered in *ManufacturerAccess*, is the reverse of what is written to or read from the part. For example, if the 1st and 2nd word of the UnSealKey block read returns 0x1234 and 0x5678, then in *ManufacturerAccess,* 0x3412 and 0x7856 must be entered to unseal the part.



#### **Table 60. UnSealKey**



#### *8.5.2.2.12.7 ManufacturerInfo(0x70)*

This read and write block function returns the data stored in Manuf. Info where byte 0 is the MSB with a maximum length of 31 data + 1 length byte. When the BQ33100 is in UNSEALED mode, this block is read and write. When the BQ33100 is in SEALED mode, this block is read-only.

#### **Table 61. ManufacturerInfo**



#### **8.5.3 Data Flash**

#### **NOTE**

Take care when mass programming the data flash space using previous versions of data flash memory map files (such as \*.gg files) to make sure that all public locations are updated correctly.

Data flash can only be updated if *Voltage* ≥ *Flash Update OK Voltage*. Data flash reads and writes are verified according to the method detailed in the *[Data Flash Fault \(DFF\)](#page-21-1)* section of this data sheet.

#### *8.5.3.1 Accessing Data Flash*

In different security modes, the data flash access conditions change. See *[Security \(Enables and Disables](#page-21-0) [Features\)](#page-21-0)* and *[ManufacturerAccess \(0x00\)](#page-30-0)* sections for further details.

#### *8.5.3.2 Data Flash Interface*

The BQ33100 data flash is organized into subclasses where each data flash variable is assigned an offset within its numbered subclass: for example, the OT Time location is defined as:

- Class = Safety
- $SubClass = Temperature = 2$
- $Offset = 2$

**NOTE**

Data flash commands are NACKed if the BQ33100 is in SEALED mode (*[SS]* flag is set).

Each subclass can be addressed individually by using the *DataFlashSubClassID* (0x77) command, and the data within each subclass is accessed by using the *DataFlashSubClassPage1..8* (0x78...0x7f) commands. Reading and writing subclass data are block operations which are each 32 bytes long. However, data can be written in shorter block sizes. The final block in one subclass can be shorter than 32 bytes so take care not to write over the subclass boundary. No values written are bounded by the BQ33100 and the values are not rejected by the BQ33100. Writing an incorrect value may result in hardware failure due to firmware program interpretation of the invalid data. The data written is persistent, so a power on reset does resolve the fault.

#### *8.5.3.3 Data Flash Summary*

The following notation is used in [Table 62](#page-39-0) with regards to the Data Type column:

#### The **Alpha Character**

- $H =$  Hexadecimal value
- $l =$  Integer value
- S = String

Copyright © 2011–2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS987C&partnum=BQ33100)*

The **Numeric Value** following the alpha character is the length of the data in bytes: for example, OT Time Data Type = U1 = Unsigned Integer of 1 byte in length.

<span id="page-39-0"></span>

## **Table 62. Data Flash Values**



## **Table 62. Data Flash Values (continued)**



Copyright © 2011–2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS987C&partnum=BQ33100)*

# Texas<br>Instruments

## **Table 62. Data Flash Values (continued)**





### **Table 62. Data Flash Values (continued)**

## *8.5.3.4 Specific Data Flash Programming Details*

In this section, the data flash values that are not detailed elsewhere in this data sheet are shown in detail and others are summarized for easy reference.

#### <span id="page-42-0"></span>**8.5.3.4.1 OC Dsg**

<span id="page-42-1"></span>The *OC Dsg* is programmed into the OCDV register of the integrated AFE device. The *OC Dsg* sets the overcurrent in discharging voltage threshold. Changes to this data flash value require a firmware full reset or a power reset of the BQ33100 to take effect.



## **Table 63. OC Dsg**

#### **Figure 10. OCDV Register**



**EXAS ISTRUMENTS** 

0000 is the BQ33100 power on reset default.

**OCDV3, OCDV2, OCDV1, OCDV0**—Sets the overcurrent voltage threshold (VSRP-VSRN)) in discharging of the integrated AFE.

 $0x0 - 0xf$  = sets the short circuit in discharging delay between 0 ms  $-915$ -ms in 61-ms steps.

**[RSNS]** = 0,  $0x0 - 0x$  sets the voltage threshold between 50 mV and 200 mV in 10-mV steps.

 $[RSNS] = 1$ ,  $0x0 - 0x$  f sets the voltage threshold between 20 mV and 100 mV in 5-mV steps.

**OCDV (b7...b4)**—Not used

#### **Table 64. OCDV (b2-b0) Configuration Bits with Corresponding Voltage Threshold When STATE\_CTL[RSNS] = 0**



#### **Table 65. OCDV (b2-b0) Configuration Bits with Corresponding Voltage Threshold When STATE\_CTL[RSNS] = 1**



#### <span id="page-43-0"></span>**8.5.3.4.2 OC Dsg Time**

<span id="page-43-1"></span>The *OC Dsg Time* is programmed into the OCDD register of the integrated AFE device. The *OC Dsg Time* sets the overcurrent in discharging delay. Changes to this data flash value require a firmware full reset or a power reset of the BQ33100 to take effect.

#### **Table 66. OC Dsg Time**



#### **Figure 11. OCDD Register**





0000 is the BQ33100 power on reset default.

**OCDD3, OCDD2, OCDD1, OCDD0**—Sets the overcurrent in discharging delay of the integrated AFE

 $0x0 - 0xf$  = sets the overvoltage trip delay between 1 ms to 31-ms in 2-ms steps

**OCDD (b7...b4)** —Not used



#### **Table 67. OCDD (b7-b4) Configuration Bits With Corresponding Delay Time**

#### <span id="page-44-0"></span>**8.5.3.4.3 SC Dsg Cfg**

<span id="page-44-1"></span>The *SC Dsg Cfg* is programmed into the SCD register of the integtrated AFE device. The *SC Dsg Cfg* sets the short circuit in discharging voltage threshold and the short circuit in discharging delay. Changes to this data flash value require a firmware full reset or a power reset of the BQ33100 to take effect.

#### **Table 68. SC Dsg Cfg**



#### **Figure 12. SCD Register**



0000 is the BQ33100 power on reset default.

**SCDD3, SCDD2, SCDD1, SCDD0**—Sets the short circuit delay in discharging of the integrated AFE.

 $0x0 - 0xf$  = sets the short circuit in discharging delay between 0 ms to 915 ms in 61-ms steps.

If **STATE** CTL[SCDDx2] is set, the delay time is double of that programmed in this register.

**SCDV2, SCDV1, SCDV0**—Sets the short circuit voltage threshold (VSRP-VSRN)) in discharging of the integrated AFE

 $[RSNS] = 0$ ,  $0x0 - 0x7$  sets the short circuit voltage threshold between 100 mV and 450 mV in 50-mV steps.

 $[RSNS] = 1$ ,  $0x0 - 0x7$  sets the short circuit voltage threshold between 50 mV and 475 mV in 25-mV steps.

**SCD (b3)**—Not used

#### **Table 69. SCDV (b2-b0) Configuration Bits with Corresponding Voltage Threshold When STATE\_CTL[RSNS] = 0**



**STRUMENTS** 

**XAS** 

### **Table 70. SCDV (b2-b0) Configuration Bits with Corresponding Voltage Threshold When STATE\_CTL[RSNS] = 1**



#### **Table 71. SCDD (b7-b4) Configuration Bits with Corresponding Delay Time**



### <span id="page-45-0"></span>**8.5.3.4.4 SC Chg Cfg**

<span id="page-45-1"></span>*SC Chg Cfg* is programmed into the SCC register of the integtrated AFE device. The *SC Chg Cfg* sets the short circuit in charging voltage threshold and the short circuit in charging delay. Changes to this data flash value require a firmware full reset or a power reset of the BQ33100 to take effect.

### **Table 72. SC Chg Cfg**



## **Figure 13. SCC Register**



0000 is the BQ33100 power on reset default.

**SCCD3, SCCD2, SCCD1, SCCD0**—Sets the short circuit delay in charging of the integrated AFE

 $0x0 - 0xf =$  Sets the short circuit in charging delay between 0 ms to 915 ms in 61-ms steps

If **STATE\_CTL[SCDDx2]** is set, the delay time is double of that programmed in this register.

**SCCV2, SCCV1, SCCV0**—Sets the short circuit voltage threshold (VSRP-VSRN)) in charging of the integrated AFE

 $[RSNS] = 0$ ,  $0x0 - 0x7$  sets the short circuit voltage threshold between 100 mV and 450 mV in 50-mV steps.

 $[RSNS] = 1$ ,  $0x0 - 0x7$  sets the short circuit voltage threshold between 50 mV and 475 mV in 25-mV steps.

**SCC (b3)**—Not used







#### **Table 74. SCCV (b2-b0) Configuration Bits with Corresponding Voltage Threshold When STATE\_CTL[RSNS] = 1**



#### **Table 75. SCCD (b7-b4) Configuration Bits with Corresponding Delay Time**



#### <span id="page-46-0"></span>**8.5.3.4.5 Initial 1st Capacitance**

<span id="page-46-1"></span>The value of *Initial 1st Capacitance* is used in the health and other calculations.

#### **Table 76. Initial 1st Capacitance**



#### <span id="page-46-2"></span>**8.5.3.4.6 Capacitance**

<span id="page-46-3"></span>This value is used as the *Capacitance* at device reset. This value is updated by the gauging algorithm when a qualified learning cycle has completed.

#### **Table 77. Capacitance**



## **8.5.3.4.7 Firmware Version**

The *ManufacturerAccess* function reports *Firmware Version* as part of its return value.

**Table 78. Firmware Version**

<b>SUBCLASS</b> ID	<b>SUBCLASS</b> <b>NAME</b>	<b>OFFSET</b>	<b>NAME</b>	<b>FORMAT</b>	<b>SIZE IN</b> <b>BYTES</b>	MIN <b>VALUE</b>	<b>MAX</b> <b>VALUE</b>	<b>DEFAULT</b> <b>VALUE</b>	<b>UNIT</b>
56	Manufacturer Data		Firmware Version	Hex		0x0000	0xffff	0x00000	

#### **8.5.3.4.8 Hardware Version**

The *ManufacturerAccess* function reports *Hardware Version* as part of its return value.

#### **Table 79. Hardware Version**



#### **8.5.3.4.9 Manuf. Info**

**[BQ33100](http://www.ti.com/product/bq33100?qgpn=bq33100)**

The *ManufacturerInfo* function returns the string stored in *Manuf. Info*. The maximum text length is 31 characters.



#### **Table 80. Manuf. Info**

#### **8.5.3.4.10 Operation Cfg**

This register enables, disables, or configures various features of the BQ33100.





#### **Figure 14. Operation Cfg Register**



LEGEND:  $RSVD =$  Reserved and must be programmed to 0 unless otherwise specified.

**CC2, CC1, CC0**—These bits configure the BQ33100 for the number of series capacitors in the super capacitor stack.

 $0.0, 0 =$  Reserved

 $0,0,1 = 2$  capacitors

 $0,1,0$  = 3 capacitors (default)

 $0,1,1 = 4$  capacitors

 $1,0,0 = 5$  capacitors

**LT\_EN**—Lifetime Data logging bit; this bit enables or disables Lifetime Data logging from occurring. This bit can be directly set by the *Lifetime Enable* command.

 $0 =$  All Lifetime Data logging is prevented from occurring.

 $1 =$  All Lifetime Data logging is allowed.

**TEMP1, TEMP0**—These bits configure the source of the Temperature function.

0,0 = Internal Temperature Sensor

 $0,1 = TS$  Input (default)

**STACK**—This bit configure the BQ33100 to measure all series voltages up to 5-series cells or just the stack voltage.

0 = Each series cell is measured and can be balanced up to 5-series capacitors.

1 = The capacitor stack is measured and Capacitor Balancing and Cell Imbalance Detection are disabled.

#### **8.5.3.4.11 FET ACTION**

The *FET Action* register enables the charge FET to turn off when a safety condition occurs. The charge FET turns off when the a bit in the *SafetyStatus* register is set that corresponds to a set bit in the *FET Action* register.



### **[BQ33100](http://www.ti.com/product/bq33100?qgpn=bq33100) [www.ti.com](http://www.ti.com)** SLUS987C –JANUARY 2011–REVISED DECEMBER 2019

#### **Table 82. FET Action**



## **Figure 15. FET Action Register**



**CLBAD**: Weak capacitor condition

**HFAIL**: Health fault condition

**HWARN**: Health warning condition

**HLOW**: Health low condition

**AFE C: AFE Communications failure condition** 

**CIM**: Capacitor voltage imbalance condition

**DFF**: Data Flash Fault failure condition

**OTC:** Charge overtemperature condition

**OV**: Capacitor overvoltage condition

**WDF**: AFE Watchdog fault condition

**OCC:** Charge overcurrent condition

**OCD**: AFE overcurrent on discharge condition

**SCC**: AFE short circuit on charge condition

**SCD**: AFE short circuit on discharge condition

**OV**: Capacitor overvoltage condition

## **8.5.3.4.12 FAULT**

The *FAULT* register enables or disables the use of the FAULT pin when the corresponding bit in *SafetyStatus* is set.



#### **Figure 16. FAULT Register**



**CLBAD**: Weak capacitor condition

**HFAIL**: Health fault condition

**HWARN**: Health warning condition

**HLOW**: Health low condition

EXAS **STRUMENTS** 

SLUS987C –JANUARY 2011–REVISED DECEMBER 2019 **[www.ti.com](http://www.ti.com)**

**AFE\_C**: AFE Communications failure condition

**CIM**: Capacitor voltage imbalance condition

**DFF**: Data Flash Fault failure condition

**OTC:** Charge overtemperature condition

**OV**: Capacitor overvoltage condition

**WDF**: AFE Watchdog fault condition

**OCC**: Charge overcurrent condition

**OCD**: AFE overcurrent on discharge condition

**SCC**: AFE short circuit on charge condition

**SCD**: AFE short circuit on discharge condition

#### **8.5.3.4.13 AFE State\_CTL**

This register adjusts the AFE hardware overcurrent and short circuit detection thresholds and delay.

#### **Table 84. AFE State\_CTL**



### **Figure 17. AFE State\_CTL Register**



LEGEND:  $RSVD =$  Reserved and must be programmed to 0

**SCDDX2**—Set this bit to double the SCD delay periods 0 (default) = Short Circuit current protection delay is as programmed.

1 = Short Circuit current protection delay is twice that programmed.

**RSNS**—This bit, if set, configures the SCD threshold into a range suitable for a low sense resistor value by dividing the SCDV selected voltage threshold by 2 0 (default) = Current protection voltage thresholds as programmed.

1 = Current protection voltage threshold divided by 2 as programmed

#### <span id="page-49-0"></span>**8.5.3.4.14 Measurement Margin %**

<span id="page-49-1"></span>*Measurement Margin %* provides any needed addition margin for measurement error or other error sources.







#### <span id="page-50-0"></span>**8.5.3.4.15 Max Dsg Time**

<span id="page-50-1"></span>*Max Dsg Time* provides the maximum amount of time for a learning cycle to complete.



#### **Table 86. Max Dsg Time**

### <span id="page-50-2"></span>**8.5.3.4.16 V Chg Nominal**

<span id="page-50-3"></span>Nominal charging voltage(min) representing CHGLVL1 = Low (0) and CHGLVL0 = Low (0)

#### **Table 87. V Chg Nominal**



#### <span id="page-50-4"></span>**8.5.3.4.17 V Chg A**

<span id="page-50-5"></span>Charging voltage representing CHGLVL1 = Low (0) and CHGLVL0 = High  $(1)$ 

#### **Table 88. V Chg A**



#### <span id="page-50-6"></span>**8.5.3.4.18 V Chg B**

<span id="page-50-7"></span>Charging voltage representing CHGLVL1 = High  $(1)$  and CHGLVL0 = Low  $(0)$ 

#### **Table 89. V Chg B**



#### <span id="page-50-8"></span>**8.5.3.4.19 V Chg Max**

<span id="page-50-9"></span>Charging voltage(max) representing CHGLVL1 = High (1) and CHGLVL0 = High (1)

#### **Table 90. V Chg Max**



#### <span id="page-50-10"></span>**8.5.3.4.20 Min Voltage**

<span id="page-50-11"></span>*Min Voltage* is the minimum voltage that the super capacitor must discharge. *Min Voltage* is used in capacitance estimation, which defines the super capacitor usage range.

#### **Table 91. Min Voltage**



Copyright © 2011–2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS987C&partnum=BQ33100)*

**FXAS NSTRUMENTS** 

#### <span id="page-51-2"></span>**8.5.3.4.21 Learning Frequency**

<span id="page-51-3"></span>**Learning Frequency** is the amount of time elapsed between automatic learning cycles.

## **NOTE**

A value of 250 is used to set the *Learning Frequency* to 10 minutes for test purposes.

#### **Table 92. Learning Frequency**



#### **8.5.3.4.22 Dsg Current Threshold**

The BQ33100 enters DISCHARGE mode from CHARGE mode if *Current* < (–)*Dsg Current Threshold*.

#### **Table 93. Dsg Current Threshold**



#### **8.5.3.4.23 Chg Current Threshold**

The BQ33100 enters CHARGE mode from DISCHARGE mode if *Current* > *Chg Current Threshold*.

#### **Table 94. Chg Current Threshold**



## <span id="page-51-0"></span>**9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-51-1"></span>**9.1 Application Information**

The BQ33100 is a super capacitor manager that can provide capacitance and ESR measurements for up to 9 series capacitors and balancing for systems with up to 5-series capacitors. This section of the data sheet provides practical applications information for hardware and systems engineers designing the BQ33100 into their end equipment.



<span id="page-52-1"></span><span id="page-52-0"></span>

**Figure 18. Application Reference Schematic**

#### **9.2.1 Design Requirements**

<span id="page-53-0"></span>The BQ33100 comes programmed to support 4-series capacitor systems with cell balancing enabled. [Table 95](#page-53-0) shows other key configuration defaults.





Use the BQEVSW tool to update the settings to meet the specific application or pack configuration requirements.

#### **9.2.2 Detailed Design Procedure**

This section provides information on selecting key device configuration options. More information on these and other configuration options is available in *BQ33100 Super Capacitor Manager - Top 13 Design Considerations* [\(SLUA751](http://www.ti.com/lit/pdf/SLUA751)).

#### *9.2.2.1 Selecting Number of Series Capacitor Support*

The BQ33100 can support 2- to 5-series capacitors when *Operation Cfg [STACK]* = 0 or 2 to 9 series capacitors when *[STACK]* = 1. The main difference is that when *[STACK]* = 1, the BQ33100 will not perform cell balancing.

#### *9.2.2.2 Selecting Charging Voltage Values*

The BQ33100 learning algorithm requires that the capacitors not be charged to their maximum charging value: for example, 2.5 V, under normal conditions. This enables the BQ33100 to charge the capacitors a small amount and then enable a discharge as part of the learning process. The value to which the capacitors must charge to is configured in *V Learn Max* and is expected to be the maximum charging voltage as specified by the capacitor manufacturer: for example, 2.5 V. This is typically also the *V Chg MAX* value, although some capacitor manufacturers will allow a higher voltage for the short learning period compared to the DC value it is held at during normal charging.

The nominal charging voltage must be selected to enable the capacitor array to provide the required amount of energy from the capacitance at that voltage. This data is available from the capacitor manufacturer's data sheet. The default value is 2.1 V per capacitor and as the device is configured as a 4-series system, then the programmed value in *V Chg Nominal* is 8400 mV.

*V Chg A* and *V Chg B* must be selected to be evenly spread between *V Chg Nominal* and *V Chg Max*: for example, *V Chg A* = 8900 mV (2.225 V per cap) and *V Chg B* = 9500 (2.375 V per cap).

#### *9.2.2.3 Learning Frequency Selection*

The default learning frequency of the BQ33100 is set to two weeks. The capacitance and ESR changes relatively slowly over time so selecting a period such as two weeks or longer allows for a change to be detected.

Setting an automatic update to occur on a very slow rate, for two weeks, and then enabling the host system to update at a faster rate—for example, each day, or synchronized to a host system event, and after a host system reboot, is common.



#### **9.2.3 Application Curve**



**Figure 19. Voltage Convergence During Capacitor Balancing**

## <span id="page-54-0"></span>**10 Power Supply Recommendations**

The device manages its supply voltage dynamically according to the operation conditions. Normally, the VCC and PACK input is the primary power source to the device. The VCC and PACK pin must be connected to the positive termination of the capacitor array. The input voltage for the VCC and PACK pin ranges from 3.8 V to 25 V. A 1-µF capacitor must be connected to the VCC and PACK as close to the device as possible for supply decoupling.

## <span id="page-54-1"></span>**11 Layout**

## <span id="page-54-2"></span>**11.1 Layout Guidelines**

A capacitance monitor circuit board is a challenging environment due to the fundamental incompatibility of high current traces and ultra-low current semiconductor devices. The best way to protect against unwanted trace-totrace coupling is with a component placement where the high-current section is on the opposite side of the board from the electronic devices. Ensure to route high-current traces away from signal traces, which enter the BQ33100 directly. IC references and registers can be disturbed and in rare cases damaged due to magnetic and capacitive coupling from the high-current path.

#### **NOTE**

During surge current and ESD events, the high-current traces appear inductive and can couple unwanted noise into sensitive nodes of the gas gauge electronics.

The learning load components can become heated depending on the component values selected. TI recommends that any heat is dissipated away from the BQ33100 to ensure its maximum operating temperature is not exceeded.

*i* Texas **INSTRUMENTS** 

## <span id="page-55-0"></span>**11.2 Layout Example**



**Learning load circuit with extra copper for heat dissipation**







## **[BQ33100](http://www.ti.com/product/bq33100?qgpn=bq33100) [www.ti.com](http://www.ti.com)** SLUS987C –JANUARY 2011–REVISED DECEMBER 2019

## **Layout Example (continued)**





## **Layout Example (continued)**



**Figure 24. Bottom Layer**



## <span id="page-58-0"></span>**12 Device and Documentation Support**

## <span id="page-58-1"></span>**12.1 Documentation Support**

### **12.1.1 Related Documentation**

For related documentation, see the following:

*BQ33100 Super Capacitor Manager - Top 13 Design Considerations*, [SLUA751](http://www.ti.com/lit/pdf/SLUA751)

## <span id="page-58-2"></span>**12.2 Support Resources**

[TI E2E™ support forums](http://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](http://www.ti.com/corp/docs/legal/termsofuse.shtml).

#### <span id="page-58-3"></span>**12.3 Trademarks**

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### <span id="page-58-4"></span>**12.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## <span id="page-58-5"></span>**12.5 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## <span id="page-58-6"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 10-Dec-2020

## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**



**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**









www.ti.com

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jun-2023



\*All dimensions are nominal



## **TEXAS NSTRUMENTS**

www.ti.com

www.ti.com 23-Jun-2023

## **TUBE**



## **B - Alignment groove width**

\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **PW0024A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# **EXAMPLE BOARD LAYOUT**

# **PW0024A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **PW0024A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated