HSDL-3021

IrDA® Data Compliant Low Power 4.0 Mbit/s with Remote Control Infrared Transceiver

Data Sheet





Description

The HSDL-3021 is a new generation low profile high speed enhanced infrared (IR) transceiver module that provides the capability of (1) interface between logic and IR signals for through-air, serial, half-duplex IR data link, and (2) IR remote control transmission for universal remote control applications. The HSDL-3021 can be used for IrDA as well as remote control application without the need of any additional external components for multiplexing.

The HSDL-3021 is fully compliant to IrDA® Physical Layer specification version 1.4 low power from 9.6 kbit/s to 4.0 Mbit/s (FIR) and IEC825 Class 1 eye safety standards.

The HSDL-3021 can be shut down completely to achieve very low power consumption. In the shut-down mode, the PIN diode will be inactive and thus produce very little photocurrent even under very bright ambient light. It is also designed to interface to input/output logic circuits as low as 1.5 V. These features are ideal for battery operated mobile devices such as PDAs and mobile phones that require low power consumption.

Applications

- Mobile data communication and universal remote control
 - Mobile phones
 - PDAs
 - Webpads

Features

General Features

- Operating temperature from -25°C ~ 85°C
 Critical parameters are guaranteed over temperature and supply voltage
- V_{CC} supply 2.4 to 3.6 volts
- Miniature package
 - Height: 2.5 mm
 - Width: 8.0 mm
 - Depth: 3.0 mm
- Integrated remote control LED driver
- Input/output interface voltage of 1.5 V
- Integrated EMI shield
- LED stuck-high protection
- Designed to accommodate light loss with cosmetic windows
- IEC 825-Class 1 eye safe
- Interface to various super I/O and controller devices
- Lead free package

IrDA® Features

- Fully compliant to IrDA 1.4 Physical Layer Low Power Specifications from 9.6 kbit/s to 4.0 Mb/s
 - Link distance up to 50 cm typically
- Complete shutdown for TxD_IrDA, RxD_IrDA and PIN diode
- Low power consumption
 - Low shutdown current

Remote Control Features

- Wide angle and high radiant intensity
- Spectrally suited to remote control function at 890 nm typically
- Typical link distance up to 8 meters (on-axis)




Figure 1. HSDL-3021 block diagram.




Figure 2. Pinout.

Application Support Information

The Application Engineering Group is available to assist you with the application design associated with HSDL-3021 infrared transceiver module. You can contact them through your local sales representatives for additional details.

Order Information

Part Number	Packaging Type	Package	Quantity
HSDL-3021-021	Tape and Reel	Front Option	2500

Marking Information

The unit is marked with "HYWLL" on the shield

Y = Year

W = Work week

LL = Lot information

I/O Pins Configuration Table

Pin	Symbol	Description	I/O Type	Notes
1	LEDA	LED Anode		Note 1
2	IOV _{CC}	Input/Output ASIC Voltage		Note 2
3	TxD_IR	IrDA Transmitter Data Input	Input. Active High	Note 3
4	RxD	IrDA Receive Data	Output. Active Low	Note 4
5	SD	Shutdown	Input. Active High	Note 5
6	V _{CC}	Supply Voltage		Note 6
7	TxD_RC	RC Transmitter Data Input	Input. Active High	Note 7
8	GND	Ground		Note 8
_	Shield	EMI shield		Note 9

Notes:

- 1. Tied through external resistor, R2, to Vled. Refer to the table below for recommended series resistor value.
- 2. Connect to ASIC logic controller supply voltage or V_{CC} . The voltage at this pin should be equal to or less than V_{CC} .
- 3. This pin is used to transmit serial data when SD pin is low. If held high for longer than 50 µs, the LED is turned off. Do NOT float this pin.
- 4. This pin is capable of driving a standard CMOS or TTL load. No external pull-up or pull-down resistor is required. The pin is in tri-state when the transceiver is in shutdown mode.
- 5. Complete shutdown of IC and PIN diode. The pin is used for setting IR receiver bandwidth, range of IR LED current and RC drive programming mode. Refer to section on "Bandwidth Selection Timing" and "Remote Control Drive Modes" for more information. Do NOT float this pin. ***
- 6. Regulated, 2.4 V to 3.6 V.
- 7. Logic high turns on the RC LED. If held high longer than 50 µs, the RC LED is turned off. Do NOT float the pin.
- 8. Connect to system ground.
- 9. Connect to system ground via a low inductance trace. For best performance, do not connect directly to the transceiver GND pin.

Recommended Application Circuit Components

Component	Recommended Value	Note
R1	4.7 Ω , \pm 5%, 0.25 watt	
R2	2.7 Ω , for 2.4 < VLED \leq 2.7 V; 3.3 Ω , for 2.7 < VLED \leq 3.0 V 3.9 Ω , for 3.0 < VLED \leq 3.3 V 4.7 Ω , for 3.3 < VLED \leq 3.6 V 5.6 Ω , for 3.6 < VLED \leq 4.2 V 10 Ω , for 4.2 < VLED \leq 5 V	
CX1, CX3, CX5	100 nF, ± 20%, X7R Ceramic	1
CX2, CX4	4.7 μF, ± 20%, Tantalum	1

Note

1. CX1, CX2, CX3 & CX4 must be placed within 0.7 cm of HSDL-3021 to obtain optimum noise immunity.

CAUTIONS: The BiCMOS inherent to the design of this component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Absolute Maximum Ratings

For implementations where case to ambient thermal resistance is $\leq 50^{\circ}$ C/W.

Parameter	Symbol	Min.	Max.	Units	Conditions
Storage Temperature	T _S	-40	+100	°C	
Operating Temperature	T _A	-25	+85	°C	
LED Anode Voltage	V_{LEDA}	0	6.5	V	
Supply Voltage	V_{CC}	0	6	V	
Input Voltage: TXD, SD/Mode	V_{I}	0	5.5	V	
Input/Output Supply Voltage: RXD	IOV _{CC}	0	6	V	
IR LED Current Pulse Amplitude	I _{(VLED)IR}		190	mA	≤ 25% duty cycle, ≤ 90 µs pulse width
RC LED Current Pulse Amplitude	I _{(VLED)RC}		400	mA	≤ 10% duty cycle, ≤ 90 µs pulse width

Recommended Operating Conditions

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions
Operating Temperature		T _A	-25		+85	°C	
Supply Voltage		V_{CC}	2.4		3.6	V	
Input/Output Voltage		IOV _{CC}	1.5		3.6	V	
Logic Input Voltage	Logic High	V_{IH}	IOV _{CC} - 0.5		IOV_{CC}	V	
for TXD, SD/Mode	Logic Low	V_{IL}	0		0.5	V	
Receiver Input	Logic High	El _H	0.0090		500	mW/cm²	For in-band signals ≤ 115.2 kbit/s ^[3]
Irradiance	Logic High	CIH	0.0225		500	IIIVV/CIII-	$0.576 \text{ Mbit/s} \le \text{in-band}$ signals $\le 4.0 \text{ Mbit/s}^{[3]}$
	Logic Low	EIL			0.3	μW/cm ²	For in-band signals ^[3]
IR LED (Logic High) Curr Amplitude – SIR Mode	rent Pulse	I _{LEDA}		65		mA	
IR LED (Logic High) Curr Amplitude – MIR/FIR Mo		I _{LEDA}		150		mA	
RC LED (Logic High) Cur Amplitude	rrent Pulse	I _{LEDA}		250		mA	
Receiver Data Rate			0.0096		4.0	Mbit/s	
Ambient Light							rial Infrared Physical Layer cation, Appendix A for vels

Note:

^{3.} An in-band optical signal is a pulse/sequence where the peak wavelength, λp , is defined as $850 \le \lambda p \le 900$ nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification v1.4.

Electrical and Optical Specifications

Specifications (Min. & Max. values) hold over the recommended operating conditions unless otherwise noted. Unspecified test conditions may be anywhere in their operating range. All typical values (Typ.) are at 25°C with V_{CC} set to 3.0 V and IOV_{CC} set to 1.8 V unless otherwise noted.

$\begin{tabular}{lll} Receiver & & & & & & \\ Viewing Angle & & & & & \\ Peak Sensitivity Wavelength $$\lambda_P$ & & & \\ RxD_IrDA Output & & Logic High \\ Voltage & & & Logic Low \\ \hline RxD_IrDA Pulse Width (SIR)^{[4]} & & \\ RxD_IrDA Pulse Width (MIR)^{[4]} & & \\ \hline \end{tabular}$	$2\theta_{1/2}$ V_{OH} V_{OL} $t_{RPW}(SIR)$ $t_{RPW}(MIR)$ $t_{RPW}(FIR)$ $t_{RPW}(FIR)$	30 885 IOV _{CC} -0.5 0 1 100 80		nm IOV _{CC}	° V V μs	I _{OH} = -200 μA, EI ≤ 0.3 μW/cm ²
$ \begin{array}{c} \text{Peak Sensitivity Wavelength} \ \lambda_{P} \\ \text{RxD_IrDA Output} & \text{Logic High} \\ \text{Voltage} & \\ \hline \text{Logic Low} \\ \\ \text{RxD_IrDA Pulse Width (SIR)}^{[4]} \\ \end{array} $	V_{OH} V_{OL} $t_{RPW}(SIR)$ $t_{RPW}(MIR)$ $t_{RPW}(FIR)$	885 IOV _{CC} -0.5 0 1 100 80		10V _{CC} 0.4 4	V	
RxD_IrDA Output Logic High Voltage Logic Low RxD_IrDA Pulse Width (SIR) ^[4]	V _{OL} $t_{RPW}(SIR)$ $t_{RPW}(MIR)$ $t_{RPW}(FIR)$	10V _{CC} -0.5 0 1 100 80		10V _{CC} 0.4 4	V	
Voltage Logic Low RxD_IrDA Pulse Width (SIR) ^[4]	V _{OL} $t_{RPW}(SIR)$ $t_{RPW}(MIR)$ $t_{RPW}(FIR)$	0 1 100 80		0.4	V	
RxD_IrDA Pulse Width (SIR) ^[4]	$t_{RPW}(SIR)$ $t_{RPW}(MIR)$ $t_{RPW}(FIR)$	1 100 80		4		
	t _{RPW} (MIR)	100			IIC	
RxD_IrDA Pulse Width (MIR) ^[4]	t _{RPW} (FIR)	80			μ3	$\theta_{1/2} \le 15^{\circ}$, $C_L = 9 \text{ pF}$
				500	ns	$\theta_{1/2} \le 15^{\circ}$, $C_L = 9 \text{ pF}$
RxD_IrDA Pulse Width (Single) (FIR) ^[4]	t _{RPW} (FIR)	200		175	ns	$\theta_{1/2} \le 15^{\circ}$, $C_L = 9 \text{ pF}$
RxD_IrDA Pulse Width (Double) (FIR) ^[4]		200		290	ns	$\theta_{1/2} \le 15^{\circ}$, $C_L = 9 \text{ pF}$
RxD_IrDA Rise & Fall Times tr, tf		40		ns	$C_L = 9 pF$	
Receiver Latency Time ^[5]	t _L			100	μs	$EI = 9.0 \mu W/cm^2$
Receiver Wake Up Time ^[6]	t _{RW}			200	μs	EI = 10 mW/cm ²
Infrared (IR) Transmitter						
IR Radiant Intensity (SIR Mode)	I _{EH}	4			mW/sr	$\begin{aligned} & IR_I_{LEDA} = 65 \text{ mA,} \\ & \theta_{1/2} \le 15^{\circ}, TxD_IR \ge V_{IH}, \\ & T_A = 25^{\circ}C \end{aligned}$
IR Radiant Intensity (MIR/FIR Mode)	I _{EH}	10			mW/sr	$IR_I_{LEDA} = 150 \text{ mA},$ $\theta_{1/2} \le 15^{\circ}, TxD_IR \ge V_{IH},$ $T_A = 25^{\circ}C$
IR Viewing Angle	2θ _{1/2}	30		60	0	
IR Peak Wavelength	λρ		885		nm	
TxD_IrDA Logic Levels High	V _{IH}	IOV _{CC} - 0.5		IOV _{CC}	V	
Low	V _{IL}	0		0.5	V	
TxD_IrDA Input Current High	I _H		0.02		μΑ	$V_I \ge V_{IH}$
Low	IL		-0.02		μΑ	$0 \leq V_I \leq V_{IL}$
Wake Up Time ^[7]	t _{TW}		180		ns	
Maximum Optical Pulse Width ^[8]	t _{PW} (max)		25	50	μs	
TXD Pulse Width (SIR)	t _{PW} (SIR)		1.6		μs	t_{PW} (TXD_IR) = 1.6 µs at 115.2 kbit/s
TXD Pulse Width (MIR)	t _{PW} (MIR)		217		ns	t _{PW} (TXD_IR) = 217 ns at 1.152 Mbit/s
TXD Pulse Width (FIR)	t _{PW} (FIR)		125		ns	t_{PW} (TXD_IR) = 125 ns at 4.0 Mbit/s
TxD Rise & Fall Times (Optical)	t _r , t _f			600	ns	t _{PW} (TXD_IR) = 1.6 μs at 115.2 kbit/s
				40	ns	t_{PW} (TXD_IR) = 125 ns at 4.0 Mbit/s


Electrical and Optical Specifications (Cont'd.)

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions
IR LED Anode On-State V (SIR Mode)	oltage/	V _{ON} (IR_LEDA)		2.19		V	IR_I _{LEDA} = 65 mA, IR VLED = 3.6 V, R = 13 Ω, $V_I(TxD) \ge V_{IH}$
IR LED Anode On-State V (MIR/FIR Mode)	oltage/	V _{ON} (IR_LEDA)		2.22		V	$\begin{split} & \text{IR_I}_{\text{LEDA}} = 150 \text{ mA,} \\ & \text{IR VLED} = 3.6 \text{ V, R} = 13 \Omega, \\ & \text{V}_{\text{I}}(\text{TxD_IR}) \geq \text{V}_{\text{IH}} \end{split}$
Remote Control (RC) Transı	mitter						
RC Radiant Intensity		I _{EH}		50		mW/sr	RC_I _{LEDA} = 250 mA, $\theta_{1/2} \le 15^{\circ}$, TxD_RC $\ge V_{IH}$, $T_A = 25^{\circ}$ C
RC Viewing Angle		$2\theta_{1/2}$	30		60	0	
RC Peak Wavelength		λ_{P}		885		nm	
TxD_RC Logic Levels	High	V_{IH}	IOV _{CC} - 0.5		IOV_{CC}	V	
	Low	V_{IL}	0		0.5	V	
TxD_RC Input Current	High	I _H		0.02	1	μΑ	$V_l \geq V_{lH}$
	Low	IL		-0.02	1	μΑ	$0 \leq V_I \leq V_{IL}$
RC LED Anode On-State \	Voltage	V _{ON} (RC_LEDA)		2.08		V	RC_I _{LEDA} = 250 mA, RC VLED = 3.6 V, R = 3.9 Ω , V _I (TxD_RC) \geq V _{IH}
Transceiver							
Input Current	High	IH		0.01	1	μΑ	$V_I \geq V_{IH}$
	Low	IL	-1	-0.02	1	μΑ	$0 \leq V_I \leq V_{IL}$
Supply Current	Shutdown	I _{CC1}			1	μΑ	$V_{SD} \ge V_{CC} - 0.5, T_A = 25^{\circ}C$
	Idle (Standby)	I _{CC2}		2.0	2.9	mA	$V_{I(TxD)} \leq V_{IL}, EI = 0$
	Active	I _{CC3}		3.5		mA	$V_{I(TxD)} \ge V_{IL}$, $EI = 10 \text{ mW/cm}^2$


Notes:

- 4. An in-band optical signal is a pulse/sequence where the peak wavelength, λ_P is defined as 850 nm $\leq \lambda_P \leq$ 900 nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification version 1.4.
- 5. For in-band signals 115.2 kbit/s where 9 μ W/cm² \leq EI \leq 500 mW/cm².
- 6. For in-band signals 1.152 Mbit/s where $22 \mu W/cm^2 \le EI \le 500 \ mW/cm^2$.
- 7. For in-band signals 4 Mbit/s where 22 μ W/cm² \leq EI \leq 500 mW/cm².
- 8. Latency is defined as the time from the last TxD_IrDA light output pulse until the receiver has recovered full sensitivity.
- 9. Receiver Wake Up Time is measured from V_{CC} power ON to valid RxD_IrDA output.
- 10, Transmitter Wake Up Time is measured from V_{CC} power ON to valid light output in response to a TxD_IrDA pulse.
- 11. The Max Optical PW is defined as the maximum time which the IR LED will turn on. This is to prevent the long Turn On time for the IR LED.

Timing Waveforms




Waveform 1. RXD output waveform




Waveform 2. LED optical waveform




Waveform 3. TXD "stuck on" protection waveform





Waveform 4. Receiver wakeup time waveform




Waveform 5. TXD wakeup time waveform














HSDL-3021 Package Dimensions














PIN 1 V_{LED}
PIN 2 IOV_{CC}
PIN 3 TxDR
PIN 4 RxD
PIN 5 SD
PIN 6 V_{DD}

PIN 7 TxD RC UNIT: mm

PIN 8 GND PRODUCTION TOLERANCE: \pm 0.2mm







HSDL-3021 Moisture Proof Packaging

All HSDL-3021 options are shipped in moisture proof package. Once opened, moisture absorption begins.

This part is compliant to JEDEC Level 4.




Figure 3. Baking conditions chart.

Recommended Storage Conditions

Storage Temperature	10°C to 30°C
Relative Humidity	Below 60% RH

Time From Unsealing To Soldering

After removal from the bag, the parts should be soldered within three days if stored at the recom-mended storage conditions. When MBB (Moisture Barrier Bag) is opened and the parts are exposed to the recommended storage conditions more than three days but less than 15 days, the parts must be baked before reflow to prevent damage to the parts.


Note: Using the parts that are exposed for more than 15 days is not recommended.

Baking Conditions

Package	Temp	Time	
In reels	60°C	≥ 48 hours	
In bulk	100°C	≥ 4 hours	
	125°C	≥ 2 hours	

Note: Baking should only be done once.

Recommended Reflow Profile



Process Zone	Symbol	ΔT	Maximum $\Delta T/\Delta T$ ime or Duration
Heat Up	P1, R1	25°C to 150°C	3°C/s
Solder Paste Dry	P2, R2	150°C to 200°C	100s to 180s
Solder Reflow	P3, R3 P3, R4	200°C to 260°C 260°C to 200°C	3°C/s -6°C/s
Cool Down	P4, R5	200°C to 25°C	-6°C/s
Time maintained above liquidus point, 217°C		>217°C	60s to 90s
Peak Temperature		260°C	-
Time within 5°C of actual Peak Temperature		-	20s to 40s
Time 25°C to Peak Temperature		25°C to 260°C	8 mins

The reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different $\Delta T/\Delta t$ ime temperature change rates, or duration. The $\Delta T/\Delta t$ ime rates, or duration, are detailed in the above table. The temperatures are measured at the component to printed circuit board connections.

In **process zone P1**, the PC board and HSDL-3021 pins are heated to a temperature of 150°C to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to 3°C per second to allow for even heating of both the PC board and HSDL-3021 pins.

Process zone P2 should be of sufficient time duration (100 to 180 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder.

Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 260°C (500°F) for optimum results. The dwell time above the liquidus point of solder should be between 60 and 90 seconds. This is to assure proper coalescing of the solder paste into liquid solder and the formation of good solder connections. Beyond the recommended dwell time, the intermetallic growth within the solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder to allow the solder within the connections to freeze solid.

Process zone P4 is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25°C (77°F) should not exceed 6°C per second maximum. This limitation is necessary to allow the PC board and HSDL-3021 pins to change dimensions evenly, putting minimal stresses on the HSDL-3021.

It is recommended to perform reflow soldering no more than twice.

Appendix A: HSDL-3021 SMT Assembly Application Note

Solder Pad, Mask and Metal Stencil




Figure 1. Stencil and PCBA.

Recommended Land Pattern




Figure 2.

Recommended Metal solder Stencil Aperture

It is recommended that only a 0.152 mm (0.006 inch) or a 0.127 mm (0.005 inch) thick stencil be used for solder paste printing. This is to ensure adequate printed solder paste volume and no shorting. See Table 1 below the drawing for combinations of metal stencil aperture and metal stencil thickness that should be used. Aperture opening for shield pad is 3.05 mm x 1.1 mm as per land pattern.




Figure 3. Solder stencil aperture.


<u>Table 1.</u>

Stencil Thickness,	s, Aperture Size(mm)		
<u>t (mm)</u>	Length, I	Width, w	
0.127 mm	1.75 ± 0.05	0.55 ± 0.05	
0.11 mm	2.4 ± 0.05	0.55 ± 0.05	

Adjacent Land Keepout and Solder Mask Areas

Adjacent land keepout is the maximum space occupied by the unit relative to the land pattern. There should be no other SMD components within this area. The minimum solder resist strip width required to avoid solder bridging adjacent pads is 0.2 mm. It is recommended that two fiducial crosses be placed at mid length of the pads for unit alignment.

Note: Wet/Liquid Photo-imaginable solder resist/mask is recommended.




DIMENSION	mm
h	0.2
1	3.0
k	3.85
j	10.1

Appendix B: PCB Layout Suggestion


The effects of EMI and power supply noise can potentially reduce the sensitivity of the receiver, resulting in reduced link distance. The PCB layout played an important role to obtain a good PSRR and EM immunity resulting in good electrical performance. Things to note:

- 1. The ground plane should be continuous under the part, but should not extend under the shield trace.
- The shield trace is a wide, low inductance trace back to the system ground. CX1, CX2, CX3, CX4 and CX5 are optional supply filter capacitors; they may be left out if a clean power supply is used.
- 3. VLED can be connected to either unfiltered or unregulated power supply. The bypass capacitors should be connection before the current limiting resistor R2 respectively. In a noisy environment, including capacitor CX3 and CX4 can enhance supply rejection. CX3 that is generally a ceramic capacitor of low inductance providing a wide frequency response while CX4 is tantalum capacitor of big volume and fast frequency response. The use of a tantalum capacitor is more critical on the VLED line, which carries a high current.
- 4. V_{CC} pin can be connected to either unfiltered or unregulated power supply. The Resistor, R1 together with the capacitors, CX1 and CX2 acts as the low pass filter.
- IOV_{CC} is connected to the ASIC voltage supply or the VCC supply. The capacitor, CX5 acts as the bypass capacitor.
- 6. Preferably a multi-layered board should be used to provide sufficient ground plane. Use the layer underneath and near the transceiver module as Vcc, and sandwich that layer between ground connected board layers. The diagram below demonstrate an example of a 4 layer board:


- Top Layer: Connect the metal shield and module ground pin to bottom ground layer; Place the bypass capacitors within 0.5 cm from the V_{CC} and ground pin of the module.
- Layer 2: Critical ground plane zone. 3 cm in all directions around the module. Connect to a clean, noiseless ground node (e.g., bottom layer).
- Layer 3: Keep data bus away from critical ground plane zone.
- Bottom layer: Ground layer. Ground noise <75 mVpp. Should be separated from ground used by noisy sources.



The area underneath the module at the second layer, and 3 cm in all directions around the module, is defined as the critical ground plane zone. The ground plane should be maximized in this zone. Refer to application note AN1114 or the *Lite-On IrDA Data Link Design Guide* for details. The layout below is based on a 2-layer PCB.



Top Layer



Bottom Layer

Appendix C: General Application Guide for the HSDL-3021 infrared IrDA Compliant 4 Mb/s Transceiver

Description

The HSDL-3021, a wide-voltage operating range infrared transceiver is a low-cost and small form factor device that is designed to address the mobile computing market such as PDAs, as well as small embedded mobile products such as digital cameras and cellular phones. It is spectrally suited to universal remote control transmission function at 940 nm typically. It is fully compliant to IrDA 1.4 low power specification up 4Mb/s and support most remote control codes. The design of HSDL-3021 also includes the following unique features:

- Spectrally suited to universal remote control transmission function at 940 nm typically
- · Low passive component count
- Shutdown mode for low power consumption requirement
- Direct interface with I/O logic circuit

Interface to the Recommended I/O Chip

The HSDL-3021's TXD data input is buffered to allow for CMOS drive levels. No peaking circuit or capacitor is required. Data rate from 9.6 kb/s to 4 Mb/s is available at RXD pin. The TXD_RC, pin 7, together with LEDA, pin 1, is used to select the remote control transmit mode. Alternatively, the TXD_IR, pin 3, together with LEDA, pin 1, is used for infrared transmit selection.

Following shows the hardware reference design with HSDL-3021.

* Detailed configuration of HSDL-3021 with the controller chip is shown in Figure 3.




Figure 2: Mobile application platform.

Selection of Resistor R2

Resistor R2 should be selected to provide the appropriate peak pulse IR and RC LED current respectively at different ranges of V_{CC} as shown on page 3 under "Recommended Application circuit components."

The use of the infrared tech-niques for data communication has increased rapidly lately and almost all mobile application processors have built in the IR port. This does away with the external Endec and simplifies the interfacing to a direct connection between the processor and the transceiver. The next section discusses interfacing configuration with a general processor.

General Mobile Application Processor




Figure 3: HSDL-3021 configuration with general mobile architecture processor.

The transceiver is directly interfaced with the microprocessor provided its support infrared communication commonly known as Infrared Communications Port (ICP). The ICP supports both SIR data rates up to 115.2 kps and sometimes FIR data with data rates up to 4 Mbps. The remote control commands can be sent to one of the available General Purpose IO pins or the UART block with IrDA functionality. It should be observed that although both

IrDA data transmission and Remote control transmission is possible simultaneously by the hardware, the software is required to resolve this issue to prevent the mixing and corruption of data while being transmitted over the free air. The above Figure 3 illustrates a reference interfacing to implement both IR and RC functionality with HSDL-3021.

Remote Control Operation

The HSDL-3021 is spectrally suited to universal remote control transmission function at 940 nm typically. Remote control applications are not governed by any standards, owing to which there are numerous remote codes in market. Each of those standards results in receiver modules with different sensitivities, depending on the carrier frequencies and responsively to the incident light wavelength. Remote control carrier frequencies are in the range of 30 KHz to 60 KHz (for details of some the frequently used carrier frequencies, please refer to AN1314). Some common carrier frequencies and the corresponding SA-1110 UART frequency and baud rate divisor are shown in Table 3.


Table 3.

Remote Control Carrier Frequency (kHz)	SA-1110 UART Frequency (kHz)	Baud Rate Divisor
30	28.8	8
32, 33	32.9	7
36, 36.7, 38, 39.2, 40	38.4	6
56	57.6	4

Appendix D: Window Design for HSDL-3021

Optical Port Dimensions for HSDL-3021

To ensure IrDA compliance, some constraints on the height and width of the window exist. The minimum dimensions ensure that the IrDA cone angles are met without vignetting. The maximum dimensions minimize the effects of stray light. The minimum size corresponds to a cone angle of 30° and the maximum size corresponds to a cone angle of 60° .



In the figure above, X is the width of the window, Y is the height of the window and Z is the distance from the HSDL-3021 to the back of the window. The distance from the center of the LED lens to the center of the photodiode lens, K, is 5.1mm. The equations for computing the window dimensions are as follows:

$$X = K + 2*(Z+D)*tanA$$

$$Y = 2*(Z+D)*tanA$$

The above equations assume that the thickness of the window is negligible compared to the distance of the module from the back of the window (Z). If they are comparable,


$$W1 = 0.33*T$$
,


$$W2 = 0.66*T$$
,

where T is the window thickness and the refractive index of the window material is 1.586.

The depth of the LED image inside the HSDL-3021, D, is 3.17mm. 'A' is the required half angle for viewing. For IrDA compliance, the minimum is 15° and the maximum is 30°. The equations result in the following tables and graphs. The graphs are plotted assuming that the thickness of the window is negligible.

Module Depth	Aperture Wi	idth (X, mm)	Aperture height (Y, mm)		
(Z) mm	Min	Max	Min	Max	
0	6.80 + W1	8.76 + W2	1.70 + W1	3.66 + W2	
1	7.33 + W1	9.92 + W2	2.23 + W1	4.82 + W2	
2	7.87 + W1	11.07 + W2	2.77 + W1	5.97 + W2	
3	8.41 + W1	12.22 + W2	3.31 + W1	7.12 + W2	
4	8.94 + W1	13.38 + W2	3.84 + W1	8.28 + W2	
5	9.48 + W1	14.53 + W2	4.38 + W1	9.43 + W2	
6	10.01 + W1	15.69 + W2	4.91 + W1	10.59 + W2	
7	10.55 + W1	16.84 + W2	5.45 + W1	11.74 + W2	
8	11.09 + W1	18.00 + W2	5.99 + W1	12.90 + W2	
9	11.62 + W1	19.15 + W2	6.52 + W1	14.05 + W2	





It is recommended that the tolerance for assembly be considered as well. The recommended minimum window size which will take into account of the assembly tolerance is defined as:

Xmin + assembly tolerance = Xmin + 2*(assembly tolerance) (Dimensions are in mm)

Ymin + assembly tolerance = Ymin + 2*(assembly tolerance) (Dimensions are in mm)

Window Material

Almost any plastic material will work as a window material. Polycarbonate is recommended. The surface finish of the plastic should be smooth, without any texture. An IR filter dye may be used in the window to make it look black to the eye, but the total optical loss of the window should be 10% or less for best optical performance. Light loss should be measured at 875 nm. The recommended plastic materials for use as a cosmetic window are available from General Electric Plastics.


Recommended Plastic Materials:

Material #	Light Transmission	Haze	Refractive Index
Lexan 141	88%	1%	1.586
Lexan 920A	85%	1%	1.586
Lexan 940A	85%	1%	1.586


Note: 920A and 940A are more flame retardant than 141. Recommended Dye: Violet #21051 (IR transmissant above 625 mm)

Shape of the Window


From an optics standpoint, the window should be flat. This ensures that the window will not alter either the radiation pattern of the LED, or the receive pattern of the photodiode. If the window must be curved for mechanical or industrial design reasons, place the same curve on the backside of the window that has an identical radius as the front side. While this will not completely eliminate the lens effect of the front curved surface, it will significantly reduce the effects. The amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. Once these items are known, a lens design can be made which will eliminate the effect of the front surface curve. The following drawings show the effects of a curved window on the radiation pattern. In all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.







Curved Front and Back (Second Choice)



Curved Front, Flat Back (Do not use)

Appendix E: General Application Guide for the HSDL-3021

Remote Control Drive Modes

The HSDL-3021 can operate in the *single-TxD program-mable mode* or the *two-TxD direct transmission mode*.

Single-TxD Programmable Mode

In the single-TxD programmable mode, only one input pin (TxD_IR input pin) is used to drive the LED in both IrDA mode as well as Remote Control mode of operation. This mode can be used when the external controller uses only one transmit pin for both IrDA as well RC mode of operation.

The transceiver is in default mode (IrDA-SIR) when powered up. The user needs to apply the following programming sequence to both the TxD_IR and SD inputs to enable the transceiver to operate in either the IrDA or remote control mode.

Two-TxD Direct Transmission Mode


In the two-TxD direct transmission mode, the LED can be driven separately for IrDA and RC mode of operation through the TxD_IR and TxD_RC pins respectively. This mode can be used when the external controller utilizes separate transmit pins for IrDA and RC operation modes, thereby eliminating the need for external multiplexing.

Please refer to the Transceiver I/O truth table for more detail.

Transceiver Control I/O Truth Table for Two-TxD Direct Transmission Mode

SD	TxIR	TxRC	LED	Remarks
0	0	0	OFF	IR Rx enabled. Idle mode
0	0	1	ON	Remote control operation
0	1	0	ON	IrDA Tx operation
0	1	1	-	Not recommended (both transmitters off)
1	0	0	OFF	Shutdown mode*

^{*}The shutdown condition will set the transceiver to the default mode (IrDA-SIR)



Mode Programming Timing Table

Parameter	Symbol	Min	Тур	Max	Unit	Notes
The following timings describe in TxIR, and TxRC:	nput constraii	nts require	ed using	the activ	e serial in	terface for mode programming with pins SD,
Shutdown Input Pulse Width, at Pin SD	t _{SDPW}	30	-	∞	μs	Will activate complete shutdown
SD Mode Setup Time	t _A	200	-	-	ns	Setup for mode programming
TxIR Pulse Width for RC Mode	t _B	200	-	-	ns	RC drive enabled with pin TxIR
SD Programming Pulse Width Note: $(t_A + t_B) < t_C < t_{SDPW}$	tc	-	-	5.0	μs	Pulse width mode programming
TxIR Setup Time for SIR or MIR/FIR Mode	ts	50	-	-	ns	Setup time for IrDA bandwidth selection
TxIR or SD Hold Time to Latch SIR, MIR/FIR or RC Mode	t _H	50	-	-	ns	Hold time for IrDA or RC modes

Bandwidth Selection Timing

The power on state should be the IrDA SIR mode. The data transfer rate must be set by a program-ming sequence using the TxD_IR and SD inputs as described below.


Note: SD should not exceed the maximum, $t_\text{C} \leq 5~\mu\text{s},$ to prevent shutdown.

Setting to the High Bandwidth MIR/FIR Mode (0.576 Mbits/s to 4 Mbits/s)

- 1. Set SD input to logic "HIGH." Wait $t_A \ge 200$ ns.
- 2. Set TxD_IR input to logic "HIGH." Wait $t_S \ge 50$ ns.
- 3. Set SD to logic "LOW" (this negative edge latches state of TxD IR, which determines speed setting).
- 4. After waiting $t_H \ge 50$ ns TxD_IR can be set to logic "LOW." TxD_IR is now re-enabled as normal IrDA transmit input for the High Bandwidth MIR/FIR mode.

Setting to the Low Bandwidth SIR Mode (2.4 kbits/s to 115.2 kbits/s)


- 1. Set SD input to logic "HIGH."
- 2. Set TxIR input to logic "LOW." Wait $t_S \ge 50$ ns.
- 3. Set SD to logic "LOW" (this negative edge latches state of TxIR, which determines speed setting).
- 4. TxIR must be held for $t_S \ge 50$ ns. TxIR is now re-enabled as normal IrDA transmit input for the Low Bandwidth SIR mode.




Power-Up Sequencing

To have a proper operation for HSDL-3201, the following power-up sequencing must be followed.


a) It is strongly recommended that V_{CC} must come prior to IOV_{CC} .



b) It is not recommended to turn on IOV_{CC} before V_{CC} while SD is low. However, for application that IOV_{CC} comes prior to V_{CC} while SD is low, SD pin has to be set high to assure proper functionality.



c) Setting IOV_{CC} high before V_{CC} while SD is high is forbidden.



Note:

 $t_{IOVCCDL} = IOV_{CC}$ delay time

 $t_{SDDL} = SD$ delay time

t_{SDPW} = shutdown input pulse width

