

74F269 8-Bit Bidirectional Binary Counter



Features

- Synchronous counting and loading
- Built-in lookahead carry capability
- Count frequency 100MHz
- Supply current 113mA typ.
- 300mil slimline package

General Description


The 74F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/\overline{D} input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

Ordering Information

Order Package Number Package Description		Package Description
74F269SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74F269SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

Logic Symbols



Connection Diagram

	,	\bigcup		
U/D —	1	_	24	— PE
Q_0	2		23	⊢P ₀
Q ₁ —	3		22	⊢P₁
Q_2	4		21	—P ₂
Q ₃ —	5		20	− P ₃
Q ₄ —	6		19	$-v_{cc}$
GND —	7		18	—P₄
Q ₅ —	8		17	—P ₅
Q_6	9		16	—P ₆
Q ₇ —	10		15	⊢ P ₇
CP —	11		14	— TC
CEP —	12		13	— CET

Function Table

PE	CEP	CET	U/D	СР	Function
L	Х	Х	Х	~	Parallel Load All Flip-Flops
Н	Н	Х	Х	~	Hold
Н	Х	Н	Х	~	Hold (TC Held High)
Н	L	L	Н	~	Count Up
Н	L	L	L	~	Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH / LOW	Input I _{IH} / I _{IL} Output I _{OH} / I _{OL}
P ₀ –P ₇	Parallel Data Inputs	1.0 / 1.0	20μA / -0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0 / 1.0	20μA / -0.6mA
U/D	Up-Down Count Control Input	1.0 / 1.0	20μA / -0.6mA
CEP	Count Enable Parallel Input (Active LOW)	1.0 / 1.0	20μA / -0.6mA
CET	Count Enable Trickle Input (Active LOW)	1.0 / 1.0	20μA / -0.6mA
СР	Clock Input	1.0 / 1.0	20μA / -0.6 mA
TC	Terminal Count Output (Active LOW)	50 / 33.3	-1mA / 20mA
Q ₀ –Q ₇	Flip-Flop Outputs	50 / 33.3	-1mA / 20mA

Logic Diagram CET $\overline{\mathtt{CEP}}$ PE 1 of 8 P₀ -2 CLK ÇLK 9 CLK UD CLK U D 9 CLK U D ĊLK UD 9 CLK U D Figure 1.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
T _{STG}	Storage Temperature	–65°C to +150°C
T _A	Ambient Temperature Under Bias	–55°C to +125°C
TJ	Junction Temperature Under Bias	–55°C to +150°C
V _{CC}	V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
V _{IN}	Input Voltage ⁽¹⁾	-0.5V to +7.0V
I _{IN}	Input Current ⁽¹⁾	-30mA to +5.0mA
V _O	Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
	Standard Output	–0.5V to V _{CC}
	3-STATE Output	-0.5V to +5.5V
	Current Applied to Output in LOW State (Max.)	twice the rated I _{OL} (mA)

Note:

1. Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
T _A	Free Air Ambient Temperature	0°C to +70°C
V _{CC}	Supply Voltage	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	Conditions	Min.	Тур.	Max.	Units
V _{IH}	Input HIGH Voltage		Recognized as a HIGH Signal	2.0			V
V _{IL}	Input LOW Voltage		Recognized as a LOW Signal			0.8	V
V _{CD}	Input Clamp Diode Voltage	Min.	$I_{IN} = -18mA$			-1.2	V
V _{OH}	Output HIGH 10% V _{CC}	Min.	$I_{OH} = -1mA$	2.5			V
	Voltage 5% V _{CC}			2.7			
V _{OL}	Output LOW 10% V _{CC} Voltage	Min.	I _{OL} = 20mA			0.5	V
I _{IH}	Input HIGH Current	Max.	$V_{IN} = 2.7V$			5.0	μA
I _{BVI}	Input HIGH Current Breakdown Test	Max.	V _{IN} = 7.0V			7.0	μA
I _{CEX}	Output HIGH Leakage Current	Max.	V _{OUT} = V _{CC}			50	μA
V _{ID}	Input Leakage Test	0.0	I _{ID} = 1.9μA, All Other Pins Grounded	4.75			V
I _{OD}	Output Leakage Circuit Current	0.0	V _{IOD} = 150mV, All Other Pins Grounded			3.75	μA
I _{IL}	Input LOW Current	Max.	V _{IN} = 0.5V			-0.6	mA
I _{OS}	Output Short-Circuit Current	Max.	V _{OUT} = 0.0V	-60		-150	mA
I _{CCH}	Power Supply Current	Max.	V _O = HIGH		104	125	mA
I _{CCL}	Power Supply Current	Max.	$V_O = LOW$		113	135	mA

AC Electrical Characteristics

		V	T _A = +25°C, V _{CC} = +5.0V, C _L = 50pF		T _A = 0°C to 70°C, V _{CC} = +5.0V, C _L = 50pF		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Units
f _{MAX}	Maximum Count Frequency		100				MHz
t _{PLH}	Propagation Delay,	3.5		8.0	3.5	7.0	ns
t _{PHL}	CP to Q _n (Count-Up)	4.5		10.5	4.5	11.0	1
t _{PLH}	Propagation Delay,	3.5		7.5	3.5	10.0	ns
t _{PHL}	U/D to TC	4.5		7.5	4.5	11.0	
t _{PLH}	Propagation Delay,	3.5		7.0	3.5	10.5	ns
t _{PHL}	CET to TC	3.0		10.5	3.0	11.5	
t _{PLH}	Propagation Delay,	4.5		10.0	4.5	10.5	ns
t _{PHL}	CP to TC	5.0		10.0	4.5	10.5	
t _{PLH}	Propagation Delay,	3.5		10.5	3.5	11.0	ns
t _{PHL}	CP to Q _n (Count-Down)	4.5		10.5	4.5	11.0	
t _{PLH}	Propagation Delay,	3.5		7.0	3.5	10.0	ns
t _{PHL}	CP to Q _n (Load)	4.0		7.0	4.0	7.0	

AC Operating Requirements

		$\begin{aligned} T_{A} &= \text{+25°C}, \\ V_{CC} &= \text{+5.0V} \end{aligned}$		$T_A = 0$ °C to 70 °C, $V_{CC} = +5.0V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t _S (H)	Setup Time, HIGH or LOW,	3.5		4.0		ns
t _S (L)	Data to CP	3.0		3.0		
t _H (H)	Hold Time, HIGH or LOW,	1.0		2.0		ns
t _H (L)	Data to CP	1.0		1.0		
t _S (H)	Setup Time, HIGH or LOW, PE to CP	5.5		6.5		ns
t _S (L)		5.5		6.5		1
t _H (H)	Hold Time, HIGH or LOW, PE to CP	0		0		ns
t _H (L)		0		0		
t _S (H)	Setup Time, HIGH or LOW,	6.0		6.5		ns
t _S (L)	CET or CEP to CP	8.0		9.0		1
t _H (H)	Hold Time, HIGH or LOW,	0		0		ns
t _H (L)	CET or CEP to CP	0		0		
t _W (H)	Clock Pulse Width, HIGH or LOW	3.5		3.5		ns
t _W (L)		3.5		4.0		
t _S (H)	Setup Time, HIGH or LOW,	8.0		9.5		ns
t _S (L)	U/D to CP	6.0		7.0		
t _H (H)	Hold Time, HIGH or LOW,	0.0		0.0		ns
t _H (L)	U/D to CP	0.0		0.0		

Physical Dimensions

Dimensions are in inches (millimeters) unless otherwise noted.




Figure 2. 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M24B

Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.




Figure 3. 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N24C

