

TVS Diodes

Transient Voltage Suppressor Diodes

ESD102-U4-05L

Ultra-Low Capacitance ESD Protection Array for Flow-Through PCB Layout

ESD102-U4-05L

Data Sheet

Revision 1.0, 2013-02-25
Final

Edition 2013-02-25

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2013 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History: Revision 0.9.1, 2012-11-28

Page or Item	Subjects (major changes since previous revision)
Revision 1.0, 2013-02-25	
All	Status change to Final
7	ESD Characteristics updated

Trademarks of Infineon Technologies AG

AURIX™, BlueMoon™, COMNEON™, C166™, CROSSAVE™, CanPAK™, CIPOS™, CoolMOS™, CoolSET™, CORECONTROL™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, EUPEC™, FCOS™, HITFET™, HybridPACK™, ISOFACE™, I²RF™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OptiMOS™, ORIGA™, PROFET™, PRO-SIL™, PRIMARION™, PrimePACK™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SMARTi™, SmartLEWIS™, TEMPFET™, thinQ!™, TriCore™, TRENCHSTOP™, X-GOLD™, XMM™, X-PMU™, XPOSYS™.

Other Trademarks


Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, PRIMECELL™, REALVIEW™, THUMB™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Sattelite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2010-06-09

1 Ultra-Low Capacitance ESD Protection Array for Flow-Through PCB Layout

1.1 Features

- ESD / transient protection of high speed data lines exceeding:
 - IEC61000-4-2 (ESD): ± 24 kV (air), ± 20 kV (contact)
 - IEC61000-4-4 (EFT): ± 60 A / ± 3 kV (5/50ns)
 - IEC61000-4-5 (Surge): ± 3.5 A (8/20 μ s)
- Maximum working voltage: $V_{RWM} = 3.3$ V
- Ultra low capacitance:
 - $C_L = 0.2$ pF I/O to I/O (typical)
 - $C_L = 0.4$ pF I/O to GND (typical)
- Extremely low leakage voltage: 1 nA (typical)
- Very low clamping voltage: $V_{CL} = 8$ V (typical) at $I_{PP} = 16$ A
- Very low dynamic resistance: $R_{DYN} = 0.19$ Ω (typical)
- TSLP-5-2 package with pad pitch 0.5 mm, optimized pad design to simplify PCB layout
- Pb-free and halogen free package (RoHS compliant)



1.2 Application Examples

- USB2.0 (D+, D-, ID), USB 3.0, 10/100/1000 Ethernet, Firewire
- DVI, HDMI, S-ATA, Display Port
- Mobile HDMI Link, MDDI, MIPI, etc.

1.3 Product Description




Figure 1 Pin Configuration and Schematic Diagram

Table 1 Ordering Information

Type	Package	Configuration	Marking code
ESD102-U4-05L	TSLP-5-2	4 lines, uni-directional	A

2 Characteristics

Table 2 Maximum Rating at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Values			Unit
		Min.	Typ.	Max.	
ESD discharge ¹⁾ air contact	V_{ESD}	-24 -20	– –	24 20	kV
Peak pulse current ($t_p = 8/20\text{ }\mu\text{s}^2$)	I_{PP}	-3.5	–	3.5	A
Peak pulse power $t_p = 8/20\text{ }\mu\text{s}^2$ $t_p = 100\text{ ns}^3$	P_{PK}	– –	– –	28 750	W
Operating temperature	T_{OP}	-40	–	125	$^\circ\text{C}$
Storage temperature	T_{stg}	-65	–	150	$^\circ\text{C}$

- 1) V_{ESD} according to IEC61000-4-2
- 2) I_{PP} according to IEC61000-4-5
- 3) Please refer to AN210[2]

2.1 Electrical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 2 Definitions of electrical characteristics[1]

Characteristics

Table 3 DC Characteristics at $T_A = 25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Reverse working voltage ¹⁾	V_{RWM}	–	–	3.3	V	I/O to GND
Reverse current ¹⁾	I_R	–	1	50	nA	I/O to GND, $V_R = 3.3\text{ V}$
Breakdown voltage ¹⁾	V_{BR}	–	6.2	–	V	I/O to GND
Reverse trigger voltage ²⁾	V_{t1}	–	6.2	–	V	I/O to GND
Reverse holding voltage ²⁾	V_h	3.35	4	4.4	V	I/O to GND, $I_R = 10\text{ mA}$

1) Voltage forced

2) Current forced

Table 4 RF Characteristics at $T_A = 25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Line capacitance ¹⁾	C_L	–	0.4	0.65	pF	$V_R = 0\text{ V}, f = 1\text{ MHz}$, I/O to GND
		–	0.2	0.35	pF	$V_R = 0\text{ V}, f = 1\text{ MHz}$, I/O to I/O
Channel capacitance matching between I/O to GND	$\Delta C_{i/o-GND}$	–	0.035	–	pF	$V_R = 0\text{ V}, f = 1\text{ MHz}$, I/O to GND
Channel capacitance matching between I/O to I/O	$\Delta C_{i/o-i/o}$	–	0.017	–	pF	$V_R = 0\text{ V}, f = 1\text{ MHz}$, I/O to I/O

1) Total capacitance line to ground

Characteristics
Table 5 ESD Characteristics¹⁾ at $T_A = 25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clamping voltage ²⁾	V_{CL}	–	4.8	5.6	V	$I_{PP} = 1\text{ A}$, $t_p = 8/20\mu\text{s}$ from I/O to GND
		–	6.2	7.4		$I_{PP} = 3\text{ A}$, $t_p = 8/20\mu\text{s}$ from I/O to GND
Clamping voltage ³⁾	V_{CL}	–	8	9.5	V	$I_{TLP} = 16\text{ A}$, from I/O to GND
		–	11	13.2		$I_{TLP} = 30\text{ A}$, from I/O to GND
Forward clamping voltage ²⁾	V_{FC}	–	1.4	1.8	V	$I_{PP} = 1\text{ A}$, $t_p = 8/20\mu\text{s}$ from GND to I/O
		–	2.3	2.9		$I_{PP} = 3\text{ A}$, $t_p = 8/20\mu\text{s}$ from GND to I/O
Forward clamping voltage ³⁾	V_{FC}	–	6	7.5	V	$I_{TLP} = 16\text{ A}$, from GND to I/O
		–	9	11.5		$I_{TLP} = 30\text{ A}$, from GND to I/O
Dynamic resistance ³⁾	R_{DYN}	–	0.19	0.24	Ω	I/O to GND
		–	0.23	0.28	Ω	GND to any I/O

1) Not subject to production test - verified by design/ characterization

2) I_{PP} according to IEC61000-4-5

3) Please refer to Application Note AN210. TLP parameter: $Z_0 = 50\ \Omega$, $t_p = 100\text{ns}$, $t_r = 300\text{ps}$, averaging window: $t_1 = 30\text{ ns}$ to $t_2 = 60\text{ ns}$, extraction of dynamic resistance using least squares fit of TLP characteristic between $I_{PP1} = 10\text{ A}$ and $I_{PP2} = 40\text{ A}$. [2]

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified

3 Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 3 Reverse current, $I_R = (V_R)$




Figure 4 Reverse current: $I_R = f(T_A)$, $V_R = 3.3\text{ V}$

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 5 Line capacitance: $C_L = f(V_R), f = 1\text{MHz}$, from I/O to GND




Figure 6 Peak pulse power: $P_{PK} = f(t_p)$

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 7 Clamping voltage $V_{TLP} = f(I_{TLP})$ [2]

Note: TLP parameter: $Z_0 = 50\ \Omega$, $t_p = 100\text{ ns}$, $t_r = 300\text{ ps}$, averaging window: $t_1 = 30\text{ ns}$ to $t_2 = 60\text{ ns}$, extraction of dynamic resistance using least squares fit of TLP characteristic between $I_{PP1} = 10\text{ A}$ and $I_{PP2} = 40\text{ A}$. The equivalent stress level V_{IEC} according IEC 61000-4-2 ($R = 330\ \Omega$, $C = 150\text{ pF}$) is calculated at the broad peak of the IEC waveform at $t = 30\text{ ns}$ with 2 A/kV

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 8 Pulse current (IEC61000-4-5) versus clamping voltage: $I_{PP} = f(V_{CL})$

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 9 Clamping voltage at +8 kV discharge according IEC61000-4-2 ($R = 330\ \Omega$, $C = 150\ \text{pF}$)




Figure 10 Clamping voltage at -8 kV discharge according IEC61000-4-2 ($R = 330\ \Omega$, $C = 150\ \text{pF}$)

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 11 Clamping voltage at +15 kV discharge according IEC61000-4-2 ($R = 330\text{ Ohm}$, $C = 150\text{ pF}$)




Figure 12 Clamping voltage at -15 kV discharge according IEC61000-4-2 ($R = 330\text{ }\Omega$, $C = 150\text{ pF}$)

4 Application hints




Figure 13 Application

High speed low voltage differential signaling (LVDS) is using a coupled line-pair, called 'lane' for data transmission. In this data transmission systems load and source impedance as well the characteristic differential line impedance is well defined in the range of 90... 100 Ω for USB2.0/ USB3.0, MIPI, HDMI Thunderbolt.

The USB3.0 link provides a full duplex SuperSpeed link (dedicated TX and RX lanes, up to 5 Gb/s) and a USB2.0 link to maintain compatibility. In addition there is a ID pin for identification, the Vcc pin for 5 V supply.

To protect from ESD damage, suited ESD protection diodes should be placed close to the connector.

For the differential high-speed lines the TVS diodes must not have an impact to insertion loss even not for the third harmonic of the data signal. Signal integrity must not be affected by the ESD diode capacitance, The use of ultra low capacitance ESD diode for the data line is mandatory. For the ID and the Vcc pin device capacitance is not critical. To handle the 5 V Vcc line, a 5 V (or even higher) ESD diode is required.




Figure 14 Insertion loss measured in 50 Ω environment, correlating to one line in the differential coupled LVDS line pair.




Figure 15 Insertion loss vs. frequency of ESD102-U5-05L in a 50 Ω system




Figure 16 Crosstalk (xtalk) between two ESD diodes (part of ESD102-U4-05L) measured in USB3.0 SuperSpeed environment (100 Ω differential impedance)




Figure 17 Xtalk vs. frequency of ESD102-U5-5L in a 100 Ω system

5 Package Information

5.1 TSLP-5-2 (mm)




Figure 18 TSLP-5-2: Package overview




Figure 19 TSLP-5-2: Footprint




Figure 20 TSLP-5-2: Packing




Figure 21 TSLP-5-2: Marking

References

- [1] **On-chip ESD protection for integrated circuits**, Albert Z. H. Wang, ISBN:0-7923-7647-1
- [2] Infineon Technologie AG - **Application Note AN210**: Effective ESD Protection Design at System Level Using VF-TLP Characterization Methodology
- [3] Infineon Technologie AG - **Application Note AN240**: Effective ESD Protection for USB3.0, combined with perfect Signal Integrity.

www.infineon.com

Published by Infineon Technologies AG