

# 16-Mbit (1 M × 16) Static RAM

### **Features**

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V to 2.25 V

■ Ultra low standby power

Typical standby current: 1.5 μA
 Maximum standby current: 12 μA

■ Ultra low active power

□ Typical active current: 2.2 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

 Offered in Pb-free 48-ball very fine ball grid array (VFBGA) packages

### **Functional Description**

The CY62167EV18 is a high performance CMOS static RAM organized as 1M words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an


automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device into standby mode when deselected ( $\overline{CE_1}$  HIGH or  $\overline{CE_2}$  LOW or both BHE and BLE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when: the device is deselected ( $\overline{CE_1}$ HIGH or  $\overline{CE_2}$  LOW); outputs are disabled ( $\overline{OE}$  HIGH); both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH); and a write operation is in progress ( $\overline{CE_1}$  LOW,  $\overline{CE_2}$  HIGH and  $\overline{WE}$  LOW).

To write to the device, take Chip Enables  $(\overline{CE}_1 \text{ LOW})$  and  $CE_2 \text{ HIGH}$ ) and Write Enable  $(\overline{WE})$  input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins (A $_0$  through A $_1$ 9). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 9).

To read from the device, take <u>Chip Enables</u> ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) <u>and Output Enable</u> ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified <u>by the</u> address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the <u>Truth Table on page 11</u> for a complete description of read and write modes.

For a complete list of related documentation, click here.

### **Logic Block Diagram**



Cypress Semiconductor Corporation
Document Number: 38-05447 Rev. \*O





### Contents


Pin Configurations	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	



## **Pin Configurations**

Figure 1. 48-Ball VFBGA pinout (Top View) [1, 2]



### **Product Portfolio**

							Power Di	ssipation		
Product V <sub>CC</sub>		V <sub>CC</sub> Range (V)		Speed (ns)	Operating I <sub>CC</sub> (mA)			Standby I <sub>SB2</sub> (μ <b>A</b> )		
			( - /	f = 1	MHz	f = f <sub>max</sub>		Standby ISB2 (μA)		
	Min	<b>Typ</b> <sup>[3]</sup>	Max		<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max
CY62167EV18LL	1.65	1.8	2.25	55	2.2	4.0	25	30	1.5	12
CY62167EV30LL <sup>[4]</sup>										

- 1. NC pins are not connected on the die.
- Ball H6 for the VFBGA package can be used to upgrade to a 32 M density.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   This part can be operated in the V<sub>CC</sub> range of 1.65 V-2.25 V at 55ns speed. It can also be operated in the V<sub>CC</sub> range of 2.2 V-3.6 V at 45ns speed.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ......-55 °C to + 125 °C Supply voltage to ground potential ......-0.2 V to 2.45 V (V<sub>CC(max)</sub> + 0.2 V) DC voltage applied to outputs in High Z state  $^{[5,\;6]}$  ......-0.2 V to 2.45 V (V\_{CC(max)} + 0.2 V)

DC input voltage $^{[5,  6]}$ 0.2 V to 2.45 V ( $V_{CC(max)}$ + 0.2 V)
Output current into outputs (LOW)20 mA
Static discharge voltage (MIL-STD-883, Method 3015)>2001 V
Latch up current>200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[7]</sup>
CY62167EV18LL	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V

### **Electrical Characteristics**

Over the Operating Range

Davamatav	Decembries	Took Conditions	55 ns			
Parameter	Description	Test Conditions	Min	<b>Typ</b> [8]	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	1.4	_	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	_	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 1.65 V to 2.25 V	1.4	_	V <sub>CC</sub> + 0.2 V	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 1.65 V to 2.25 V	-0.2	_	0.4	V
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$	-1	_	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , Output Disabled	-1	_	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC} V_{CC} = V_{CC}(max)$	_	25	30	mA
		f = 1 MHz	_	2.2	4.0	mA
I <sub>SB1</sub> <sup>[9]</sup>	Automatic power down current – CMOS inputs	$\label{eq:control_control_control} \begin{split} \overline{CE}_1 & \geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V or } \\ (\text{BHE and BLE}) & \geq V_{CC} - 0.2 \text{ V,} \\ V_{\text{IN}} & \geq V_{CC} - 0.2 \text{V, } V_{\text{IN}} \leq 0.2 \text{ V),} \\ f & = f_{\text{max}} \text{ (address and data only),} \\ f & = 0 \text{ (OE, and } \overline{\text{WE}} \text{), } V_{CC} = V_{CC(\text{max})} \end{split}$	-	1.5	12	μА
I <sub>SB2</sub> <sup>[9]</sup>	Automatic power down current – CMOS inputs	$\label{eq:control_control_control} \begin{split} \overline{CE}_1 & \geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V,} \\ V_{\underline{IN}} & \geq V_{CC} - 0.2 \text{ V or } V_{\underline{IN}} \leq 0.2 \text{ V, or} \\ (BHE \text{ and } \overline{BLE}) & \geq V_{CC} - 0.2 \text{ V, } f = 0, \\ V_{CC} & = V_{CC(max)} \end{split}$	-	1.5	12	μА

- V<sub>IL</sub>(min) = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full Device AC operation is based on a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
- 8. Typical values <u>are</u> included for reference only and <u>are</u> not <u>guaranteed</u> or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
  9. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I<sub>SB1</sub> /I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter [10]	Description	Description Test Conditions			
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1  \text{MHz}$ , $V_{CC} = V_{CC(typ)}$	10	pF	
C <sub>OUT</sub>	Output capacitance		10	pF	


### **Thermal Resistance**

Parameter [10]	Description	Test Conditions	VFBGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a $3 \times 4.5$ inch, two-layer printed circuit board	55	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		16	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
$V_{TH}$	0.80	V

### Note

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [11]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	_	_	V
I <sub>CCDR</sub> <sup>[12]</sup>	Data retention current	$\begin{split} & \frac{V_{CC} = 1.0 \text{ V,}}{CE_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V or } \\ & (BHE \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V,} \\ & V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V} \end{split}$	1	-	10	μА
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		55	_	_	ns

### **Data Retention Waveform**





- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  12. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I<sub>SB1</sub> /I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  13. Tested initially and after any design or process changes that may affect these parameters.

  14. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC</sub>(min) ≥ 100 µs or stable at V<sub>CC</sub>(min) ≥ 100 µs.

  15. BHE. BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



### **Switching Characteristics**

Parameter [16, 17]	Dogovintion	55	55 ns		
Parameter (19, 11)	Description	Min	Max	Unit	
Read Cycle				•	
t <sub>RC</sub>	Read cycle time	55	_	ns	
t <sub>AA</sub>	Address to data valid	_	55	ns	
t <sub>OHA</sub>	Data hold from address change	10	_	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	_	55	ns	
t <sub>DOE</sub>	OE LOW to data valid	_	25	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[18]</sup>	5	_	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[18, 19]</sup>	_	18	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[18]</sup>	10	_	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[18, 19]</sup>	_	18	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	_	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power-down	_	55	ns	
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	55	ns	
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[18]</sup>	10	_	ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z[18, 19]	_	18	ns	
Write Cycle <sup>[20, 21]</sup>			•	•	
t <sub>WC</sub>	Write cycle time	55	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	40	_	ns	
t <sub>AW</sub>	Address setup to write end	40	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	_	ns	
t <sub>PWE</sub>	WE pulse Width	40	_	ns	
t <sub>BW</sub>	BLE/BHE LOW to write end	40	_	ns	
t <sub>SD</sub>	Data setup to write end	25	-	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[18, 19]</sup>	-	20	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[18]</sup>	10	_	ns	

<sup>16.</sup> In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in

<sup>17.</sup> Test conditions for all parameters other than tri-state parameters are based on signal transition time of 1 V/ns, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 2 on page 5.

18. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given

<sup>19.</sup> t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enters a high impedance state.

20. The internal memory write time is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

21. The minimum write cycle pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of tsD and thzwe.



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled). [22, 23]





Figure 5. Read Cycle No. 2 (OE Controlled) [23, 24]



### Notes

<sup>22.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ . 23.  $\overline{WE}$  is HIGH for read cycle. 24. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $\overline{CE}_2$  transition HIGH.



### Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [25, 26, 27]





Figure 7. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [25, 26, 27]



- 25. The internal memory write time is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

  26. Data I/O is high impedance if OE = V<sub>IH</sub>.

  27. If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.
- 28. During this period the I/Os are in output state. Do not apply input signals.



### Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE controlled, OE LOW) [29, 31]





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled) [29]



Notes 29. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state. 30. During this period the I/Os are in output state. Do not apply input signals. 31. The minimum write cycle pulse width should be equal to the sum of tSD and tHZWE.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[32]</sup>	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[32]</sup>	L	Χ	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[32]</sup>	X <sup>[32]</sup>	Χ	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> -I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Χ	Н	L	Data In (I/O <sub>0</sub> -I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> -I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )


Note
32. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62167EV18LL-55BVI	51-85150	48-ball VFBGA (6 × 8 × 1 mm)	Industrial
	CY62167EV18LL-55BVXI		48-ball VFBGA (6 × 8 × 1 mm) (Pb-free)	
	CY62167EV30LL-45BVI [33]		48-ball VFBGA (6 × 8 × 1 mm)	

### **Ordering Code Definitions**




### Note

<sup>33.</sup> This part can be operated in the V<sub>CC</sub> range of 1.65 V to 2.25 V at 55 ns speed. It can also be operated in the V<sub>CC</sub> range of 2.2 V-3.6 V at 45ns speed.



## **Package Diagrams**

Figure 10. 48-ball VFBGA (6  $\times$  8  $\times$  1 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.



# **Acronyms**

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌĒ	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



# **Document History Page**

Document Title: CY62167EV18 MoBL <sup>®</sup> , 16-Mbit (1 M × 16) Static RAM Document Number: 38-05447				
Rev.	ECN No.	Orig. of Change	Submission date	Description of Change
**	202600	AJU	01/23/2004	New data sheet.
*A	463674	NXR	See ECN	Converted from Advance Information to Preliminary Changed $V_{CC(max)}$ from 2.20 V to 2.25 V Removed 'L' bin and 35 ns speed bin from product offering Changed ball E3 from DNU to NC Removed redundant foot note on DNU Changed the $I_{SB2(typ)}$ value from 1.3 $\mu$ A to 1.5 $\mu$ A Changed the $I_{CC(max)}$ value from 40 mA to 25 mA Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 $\mu$ s to tRC ns Changed the $I_{CCDR}$ Value from 8 $\mu$ A to 5 $\mu$ A Changed $I_{CDR}$ Value from 8 $\mu$ A to 5 $\mu$ A Changed $I_{CDR}$ Value from 8 $\mu$ A to 5 ns Changed $I_{CDR}$ from 3 ns to 5 ns Changed $I_{CCDR}$ , $I_{LZDE}$ , and $I_{LZWE}$ from 15 ns to 18 ns Changed $I_{CCDR}$ , $I_{LZDE}$ , and $I_{RZDE}$ , and $I_{RZDE}$ from 15 ns to 18 ns Changed $I_{CDR}$ , $I_{RZDE}$ , and $I_{RZDE}$ , and $I_{RZDE}$ from 15 ns to 18 ns Changed $I_{CDR}$ , $I_{RZDE}$ , and $I_{RZDE}$ from 40 ns to 35 ns Changed $I_{CR}$ from 20 ns to 25 ns Updated 48 ball FBGA Package Information Updated the Ordering Information table
*B	469182	NSI	See ECN	Minor Change: Moved to external web
*C	619122	NXR	See ECN	Replaced 45 ns speed bin with 55 ns speed bin
*D	1130323	VKN	See ECN	Converted from preliminary to final Added footnote# 8 related $I_{SB2}$ and $I_{CCDR}$ Changed $I_{SB1}$ and $I_{SB2}$ spec from 10 $\mu$ A to 12 $\mu$ A Changed $I_{CCDR}$ spec from 8 $\mu$ A to 10 $\mu$ A Added footnote# 13 related AC timing parameters Changed $t_{WC}$ spec from 45 ns to 55 ns Changed $t_{SCE}$ , $t_{AW}$ , $t_{PWE}$ , $t_{BW}$ spec from 35 ns to 40 ns Changed $t_{HZWE}$ spec from 18 ns to 20 ns
*E	1388287	VKN	See ECN	Added 48-Ball VFBGA (6 x 7 x 1mm) package Added footnote# 1 related to FBGA package Updated Ordering Information table
*F	1664843	VKN / AESA	See ECN	Added CY62167EV30LL-45BVI part in the Ordering Information table Added footnote# 5 related to CY62167EV30LL-45BVI part
*G	2675375	VKN / PYRS	03/17/2009	Added CY62167EV18LL-55BVI part in the Ordering Information table
*H	2904565	AJU	04/05/2010	Removed inactive part from the ordering information table. Updated packag diagrams.
*	2934396	VKN	06/03/10	Added footnote #24 related to chip enable Updated template
*J	3006301	RAME	08/12/2010	Included BHE and BLE in I <sub>SB1</sub> , I <sub>SB2</sub> , and I <sub>CCDR</sub> test conditions to reflect By power down feature. Removed 48-Ball VFBGA (6 x 7 x 1 mm) package related information. Added Acronyms and Ordering code definition. Format updates to match template.
*K	3113908	PRAS	12/17/2010	Updated Figure 1 and Package Diagram.



# **Document History Page** (continued)

Document Title: CY62167EV18 MoBL <sup>®</sup> , 16-Mbit (1 M × 16) Static RAM Document Number: 38-05447				
Rev.	ECN No.	Orig. of Change	Submission date	Description of Change
*L	3295175	RAME	06/29/2011	Updated Package Diagrams. Added Document Conventions. Removed reference to AN1064 SRAM system guidelines. Added I <sub>SB1</sub> to footnotes 9 and 13. Modified Ordering Code Definitions. Updated Table of Contents.
*M	3421697	TAVA	10/25/2011	Removed Figure caption for AC Test Loads and Waveforms Updated Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, and Figure 9 Updated Package Diagrams
*N	4100342	VINI	08/21/2013	Updated Switching Characteristics: Added Note 16 and referred the same note in "Parameter" column. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. Removed spec 51-85183 (48-pin TSOP I Package). Updated in new template. Completing Sunset Review.
*0	4576406	VINI	01/16/2015	Added related documentation hyperlink in page 1. Added Note 21 in Switching Characteristics. Added note reference 21 in the Switching Characteristics table. Added Note 31 in Switching Waveforms. Added note reference 31 in Figure 8. Updated the Write Cycle number to 4 in Figure 9 title.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05447 Rev. \*O