
- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
- Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JEDEC 17
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 300-V Machine Model (A115-A)
  - 2000-V Charged-Device Model (C101)

## description/ordering information

The SN74LV161284 is designed for 4.5-V to 5.5-V V<sub>CC</sub> operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LV161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.



The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the B, Y, and PERI LOGIC OUT outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a 1.4-k $\Omega$  integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above  $V_{CC}$  CABLE. If  $V_{CC}$  CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages.  $V_{CC}$  is designed for 4.5-V to 5.5-V operation.  $V_{CC}$  CABLE supplies the output buffers of the cable side only and is designed for 4.5-V to 5.5-V operation.

## ORDERING INFORMATION

TA	PACKAGI	Ε†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	SSOP – DL	Tube	SN74LV161284DL	LV161284	
	330F - DL	Tape and reel	SN74LV161284DLR	LV 101204	
	TSSOP - DGG	Tape and reel	SN74LV161284DGGR	LV161284	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE**

INP	INPUTS		Mont
DIR	HD	OUTPUT	MODE
		Open drain	A9-A13 to Y9-Y13 and PERI LOGIC IN to PERI LOGIC OUT
Totem pole		Totem pole	B1-B8 to A1-A8 and C14-C17 to A14-A17
L	Н	Totem pole	B1-B8 to A1-A8, A9-A13 to Y9-Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14-C17 to A14-A17
		Open drain	A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT
H L Totem		Totem pole	C14-C17 to A14-A17
Н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT

# logic diagram (positive logic)



NOTES: A. The PMOS prevents backdriving current from the signal pins to V<sub>CC</sub> CABLE when V<sub>CC</sub> CABLE is open or at GND.

B. The PMOS prevents backdriving current from the signal pins to V<sub>CC</sub> CABLE when V<sub>CC</sub> CABLE is open or at GND. The PMOS is turned off when the associated driver is in the low state.



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: V <sub>CC</sub> CABLE	-0.5 V to 7 V
V <sub>CC</sub>	-0.5 V to 7 V
Input and output voltage range, V <sub>I</sub> and V <sub>O</sub> : Cable side (see Notes 1 and 2)	–2 V to 7 V
Peripheral side (see Note 1)0.5 V to	o V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±200 mA
Output high sink current, I <sub>SK</sub> (V <sub>O</sub> = 5.5 V and V <sub>CC</sub> CABLE = 5.5 V)	65 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T <sub>stg</sub>	35°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is more negative than -0.5 V.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V <sub>CC</sub> CABLE	Supply voltage for the cable side, V <sub>CC</sub>	CABLE ≥ V <sub>CC</sub>	4.5	5.5	V
Vcc	Supply voltage		4.5	5.5	V
		A, DIR, HD, and PERI LOGIC IN	V <sub>CC</sub> ×0.7		
V	High-level input voltage	В	2		V
VIH	riigri-ievei iriput voitage	C14-C17	2.3		ľ
		HOST LOGIC IN	2.6		
		A, DIR, HD, and PERI LOGIC IN		$V_{CC} \times 0.3$	
V <sub>IL</sub>	Low lovel input valtage	В	0.8		V
	Low-level input voltage	C14-C17		0.8	ľ
		HOST LOGIC IN		1.6	
\/.	long it voltage	Peripheral side	0	Vсс	V
VI	Input voltage	Cable side	0	5.5	V
VO	Open-drain output voltage	B, Y, and PERI LOGIC OUT (HD low)	0	5.5	V
		B and Y outputs (HD high)		-14	
lOH	High-level output current	A outputs and HOST LOGIC OUT		-8	mA
		PERI LOGIC OUT		-0.5	
		B and Y outputs		14	
lOL	Low-level output current	A outputs and HOST LOGIC OUT		8	mA
		PERI LOGIC OUT	84		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



#### electrical characteristics over recommended $V_{CC}$ CABLE = $V_{CC}$ (unless otherwise noted) operating free-air temperature range,

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP <sup>†</sup>	MAX	UNIT	
		V <sub>thH</sub> – V <sub>thL</sub> for all inputs except the C inputs and HOST LOGIC IN	4.5 V to 5.5 V	0.4				
$\Delta V_t$	Input hysteresis	V <sub>thH</sub> - V <sub>thL</sub> for the HOST LOGIC IN	5 V	0.3			V	
		V <sub>thH</sub> - V <sub>thL</sub> for the C inputs	3 V	0.8				
VIK	Input clamp diode voltage	I <sub>I</sub> = -18 mA	3 V			-1.2	V	
	B and Y outputs	$I_{OH} = -14 \text{ mA (HD high)}$		3.73				
V	A outputs and HOST LOGIC OUT	$I_{OH} = -8 \text{ mA (HD high)}$	4.5 V	3.8			V	
VOH	A outputs and HOST LOGIC OUT	$I_{OH} = -50 \mu\text{A}$		4.4			V	
	PERI LOGIC OUT	$I_{OH} = -0.5 \text{ mA}$	4.5 V	4.45				
	B and Y outputs	I <sub>OL</sub> = 14 mA				0.77		
Vai	A custoute and HOST LOCIC OUT	I <sub>OL</sub> = 50 μA	151/			0.1	V	
VOL	A outputs and HOST LOGIC OUT	I <sub>OL</sub> = 8 mA	4.5 V			0.44	]	
	PERI LOGIC OUT	I <sub>OL</sub> = 84 mA				0.7		
	Cinnute	$V_I = V_{CC}$	5.5 V			350	μΑ	
۱.	C inputs	V <sub>I</sub> = GND (pullup resistors)	5.5 V			<b>–</b> 5	mA	
†ı	B and C inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5	mA	
	All inputs except the B or C inputs	$V_I = V_{CC}$ or GND	5.5 V			±1	μΑ	
	B outpute	VO = VCC	5.5 V			350	μΑ	
	B outputs	V <sub>O</sub> = GND (pullup resistors)	5.5 V			<b>-</b> 5	mA	
loz	A1-A8	$V_O = V_{CC}$ or GND	5.5 V			±20	μΑ	
	Open-drain Y outputs	V <sub>O</sub> = GND (pullup resistors)	5.5 V			<b>–</b> 5	mA	
lozzu	B and Y outputs	V <sub>O</sub> = 5.5 V	0 to 2 V			350	μΑ	
IOZPU	Dana i Outputs	V <sub>O</sub> = GND	0 10 2 V			<b>–</b> 5	mA	
lozpo	R and V outputs	V <sub>O</sub> = 5.5 V	2 V to 0			350	μΑ	
IOZPD	B and Y outputs	V <sub>O</sub> = GND	2 V 10 U			<b>–</b> 5	mA	
	Power-down output leakage, Outputs B1 – B8, Y9 – Y13, and PERI LOGIC OUT	V <sub>O</sub> = 5.5 V				100	^	
loff	Power-down input leakage, Inputs C14 – C17 and HOST LOGIC IN	V <sub>I</sub> = 5.5 V	0			100	- μΑ	
la a <sup>†</sup>		$V_I = V_{CC},$ $I_O = 0$	5.5 V			0.8	mA	
<sup>I</sup> CC <sup>‡</sup>		$V_I = GND (12 \times pullup)$	0.5 v			70	IIIA	
Ci	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		5		pF	
C <sub>io</sub>	I/O ports	$V_O = V_{CC}$ or GND	5 V		9		pF	
ZO	Cable side	I <sub>OH</sub> = -35 mA	5 V		45		Ω	
R pullup	Cable side	V <sub>O</sub> = 0 V (in Hi Z)	5 V	1.15		1.65	kΩ	



<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. ‡ A maximum current of 170  $\mu$ A per pin is added to  $I_{CC}$  if the pullup resistor pin is above  $V_{CC}$ .

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)


PAR	AMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT	
tPLH	Totem pole	A or B	B or A	2		30	ns	
<sup>t</sup> PHL	Totem pole	AUIB	B OI A	2		30	115	
tPLH	Totom polo	Α	Y	2		30	ns	
tPHL	Totem pole	A	ı	2		30	115	
<sup>t</sup> PLH	Totem pole	С	А	2		30	ns	
tPHL	Totem pole	C	*	2		30	115	
tPLH	Totom polo	PERI LOGIC IN	PERI LOGIC OUT	2		30	ns	
<sup>t</sup> PHL	Totem pole	FERI LOGIC III	PERILOGIC OUT	2		30	119	
tPLH	Totam nole	HOST LOGIC IN	HOST LOGIC OUT	2		30	ns	
tPHL	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	2		30	115	
tslew	Totem pole	Cable-sid	e outputs	0.05		0.95	V/ns	
t <sub>en</sub>	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns	
<sup>t</sup> dis	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns	
t <sub>en</sub> -t <sub>dis</sub>	_					10	ns	
t <sub>en</sub>		DIR	А	2		25	ns	
			A	2		15		
<sup>t</sup> dis		DIR	В	2		25	ns	
t <sub>r</sub> , t <sub>f</sub>	Open drain	А	B or Y			30	ns	
tsk(o)		A or B	B or A		1	6	ns	

<sup>†</sup> Skew is measured at 1/2 (V<sub>OH</sub> + V<sub>OL</sub>) for signals switching in the same direction.


# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	Outputs enabled	$C_L = 0$ ,	f = 10 MHz	25	pF

#### PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR A-TO-Y LOAD (Totem Pole)



#### A-TO-B LOAD OR A-TO-Y LOAD (Open Drain)

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Input rise and fall times are 3 ns, 150 ns < pulse duration < 10 μs for both low-to-high and high-to-low transitions. Slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V<sub>CC</sub> and 50% V<sub>CC</sub> for the falling edge.
- C. Input rise and fall times are 3 ns. Rise and fall times (open drain) < 120 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms




**ENABLE AND DISABLE TIMES** 

#### PARAMETER MEASUREMENT INFORMATION



**B-TO-A LOAD (Totem Pole)** 



A-TO-B LOAD OR A-TO-Y LOAD (Totem Pole)

- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Input rise and fall times are 3 ns.

PROPAGATION DELAY TIMES (B to A)

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. Input rise and fall times are 3 ns, 150 ns < pulse duration < 10  $\mu s$  for both low-to-high and high-to-low transitions.
- $\hbox{\bf E. \ \ } \ \, \hbox{\bf The outputs are measured one at a time with one transition per measurement.}$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV161284DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV161284	Samples
SN74LV161284DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV161284	Samples
SN74LV161284DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV161284	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV161284DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LV161284DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Jan-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing Pins SPC		SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV161284DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LV161284DLR	SSOP	DL	48	1000	367.0	367.0	55.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV161284DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated