

MOSFET – P-Channel, POWERTRENCH®

60 V

FDD5614P

General Description

This 60 V P-Channel MOSFET uses **onsemi**'s high voltage POWERTRENCH process. It has been optimized for power management applications.

Features

- -15 A, -60 V
 - $R_{DS(ON)} = 100 \text{ m}\Omega$ at $V_{GS} = -10 \text{ V}$
 - $R_{DS(ON)} = 130 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low R_{DS(ON)}
- High Power and Current Handling Capability
- This is a Pb-Free Device


Applications

- DC/DC Converter
- Power Management
- Load Switch


ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
VDSS	Drain-Source Voltage	-60	V
Vgss	Gate-Source Voltage	±20	V
I _D	Drain Current - Continuous (Note 3) - Pulsed (Note 1a)	-15 -45	Α
P _D	Power Dissipation for Single Operation (Note 1) (Note 1a) (Note 1b)	42 3.8 1.6	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



P-Channel MOSFET



DPAK3 (TO-252 3 LD) CASE 369AS

MARKING DIAGRAM

\$Y&Z&3&K FDD 5614P

FDD5614P = Specific Device Code \$Y = **onsemi** Logo &Z = Assembly Plant Code

&3 = 3-Digit Date Code &K = 2-Digits Lot Run Traceability Code

•

ORDERING INFORMATION

Device	Package	Shipping [†]
FDD5614P	TO-252-3 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Note 1)	3.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	96	°C/W

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
DRAIN-S	OURCE AVALANCHE RATINGS (Note	1)		•	•	•
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	V _{DD} = -30 V, I _D = -4.5 A	-	_	90	mJ
I _{AR}	Maximum Drain-Source Avalanche Current		-	_	-4.5	Α
OFF CHA	RACTERISTICS	•	•	-		
B _{VDSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = -250 \ \mu\text{A}$	-60	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C	-	-49	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -48 V, V _{GS} = 0 V	-	-	-1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V	-	-	-100	nA
ON CHAR	ACTERISTICS (Note 2)					
V _{GS(th)}	Gate to Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.6	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C	-	4	-	mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _D = -4.5 A	-	76	100	mΩ
		V_{GS} = -4.5 V, I_D = -3.9 A	-	99	130	1
		V_{GS} = -10 V, I_D = -4.5 A, T_J = 125°C	-	137	185	
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	-20	-	-	Α
9FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -3 \text{ A}$	-	8	-	S
DYNAMIC	CHARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	759	-	pF
C _{oss}	Output Capacitance		_	90	-	pF
C _{rss}	Reverse Transfer Capacitance		_	39	-	pF
SWITCHI	NG CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	V _{DD} = -30 V, I _D = -1 A,	-	7	14	ns
t _r	Turn-On Rise Time	$V_{GS}^{SS} = -10 \text{ V}, \ \overline{R}_{GEN} = 6 \Omega$	_	10	20	ns
t _{d(off)}	Turn-Off Delay Time		-	19	34	ns
t _f	Turn-Off Fall Time		_	12	22	ns
Qg	Total Gate Charge	$V_{DS} = -30 \text{ V}, I_{D} = -4.5 \text{ A},$ $V_{GS} = -10 \text{ V}$	_	15	24	nC
Q_{gs}	Gate-Source Charge	V _{GS} = -10 V	_	2.5	_	nC
Q_{gd}	Gate-Drain Charge	7	-	3.0	-	nC

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit	
DRAIN-S	DRAIN-SOURCE AVELANCHE RATINGS						
I _S	Maximum Continuous Drain–Source Diode Forward Current		-	-	-3.2	Α	
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -3.2 \text{ A (Note 2)}$	_	-0.8	-1.2	V	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder

mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



- a) $R_{\theta JA}$ = 40°C/W when mounted on a 1 in² pad of 2 oz copper.
- b) $R_{\theta JA} = 96^{\circ} C/W$ when mounted on a minimum pad.



- 2. Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%.
- 3. Maximum current is calculated as:

where P_D is maximum power dissipation at T_C = 25°C and $R_{DS(on)}$ is at $T_{J(max)}$ and V_{GS} = 10 V. Package current limitation is 21 A.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On–Resistance Variation with Temperature




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS (continued)



Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

0.1 t₁, TIME (s) 10

100

1000

Figure 11. Transient Thermal Response Curve

0.01

0.00001

0.0001

0.001

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

h3

3

 $-\Box$

L3

Æ

L4





C

(z)

DPAK3 (TO-252 3 LD)CASE 369AS **ISSUE A**

DATE 28 SEP 2022

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252,
- ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
- FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX.
- F) DIMENSIONS ARE EXCLUSIVE OF BURRS,
- MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.


DIM

Α

L

11

L2



A1 0.127 0.00 0.89 b 0.64 0.77 b2 0.76 0.95 1.14 b3 5.21 5.34 5.46 0.61 С 0.45 0.53 c2 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 Ε 6.35 6.54 6.73 E1 2.286 BSC е e1 4.572 BSC Н 9.40 9.91 10.41

1.40

1.59

2 90 RFF

0.51 BSC

1.78

MIN.


2.18


MILLIMETERS


NOM. MAX.

2.39

DETAIL A (ROTATED -90°) SCALE: 12X







GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX **AYWWZZ**

XXXX = Specific Device Code

= Assembly Location Α

WW = Work Week

= Assembly Lot Code 77

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13810G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 (TO-252 3 LD)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales