



Integrated Power Module for Small Appliance Motor Drive Applications


Description

IRSM836-015MA is a 1A, 500V Integrated Power Module (IPM) designed for advanced appliance motor drive applications such as energy efficient fans and pumps. IR's technology offers an extremely compact, high performance AC motor-driver in an isolated package. This advanced IPM offers a combination of IR's low R_{DS(on)} Trench MOSFET technology and the industry benchmark 3-phase high voltage, rugged driver in a small PQFN package. At only 12x12mm and featuring integrated bootstrap functionality, the compact footprint of this surface-mount package makes it suitable for applications that are space-constrained. Integrated over-current protection, fault reporting and under-voltage lockout functions deliver a high level of protection and fail-safe operation. IRSM836-015MA functions without a heat sink.

Features

- Integrated gate drivers and bootstrap functionality
- Open-source for leg-shunt current sensing
- Protection shutdown pin
- Low R_{DS(on)} Trench FREDFET
- Under-voltage lockout for all channels
- Matched propagation delay for all channels
- Optimized dV/dt for loss and EMI trade offs
- 3.3V Schmitt-triggered active high input logic
- Cross-conduction prevention logic
- Motor power range up to ~40W, without heat sink
- Isolation 1500VRMS min






Base Part Number	Dookogo Typo	Standard Pack		Orderable Part Number
base Part Number	Package Type	Form	Quantity	Orderable Part Number
IDOMOGO OLEMA	36L	Tape and Reel	2000	IRSM836-015MATR
IRSM836-015MA	PQFN 12 x 12 mm	Tray	800	IRSM836-015MA

All part numbers are PbF





Internal Electrical Schematic



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the module may occur. These are not tested at manufacturing. All voltage parameters are absolute voltages referenced to VSS unless otherwise stated in the table.

Symbol	Description	Min	Max	Unit
BV _{DSS}	MOSFET Blocking Voltage		500	V
I _O @ T=25°C	DC Output Current per MOSFET		1	^
I _{OP}	Pulsed Output Current (Note 1)		7	Α
P _d @ T _C =25°C	Maximum Power Dissipation per MOSFET		11	W
V _{ISO}	Isolation Voltage (1min) (Note 2)		1500	V _{RMS}
T_J	Operating Junction Temperature	-40	150	°C
T _L	Lead Temperature (Soldering, 30 seconds)		260	°C
Ts	Storage Temperature	-40	150	°C
V _{S1,2,3}	High Side Floating Supply Offset Voltage	V _{B1,2,3} - 20	$V_{B1,2,3}$ +0.3	V
V _{B1,2,3}	High Side Floating Supply Voltage		500	V
V _{CC}	Low Side and Logic Supply voltage	-0.3	20	V
V _{IN}	Input Voltage of LIN, HIN, ITRIP, EN, RCIN, FLT	V _{SS} -0.3	V _{CC} +0.3	V

Note 1: Pulse Width = 100µs, TC =25°C, Duty=1%. Note 2: Characterized, not tested at manufacturing



Recommended Operating Conditions

Symbol	Description	Min	Max	Unit
V+	Positive DC Bus Input Voltage		400	V
V _{S1,2,3}	High Side Floating Supply Offset Voltage	(Note 3)	400	V
V _{B1,2,3}	High Side Floating Supply Voltage	V _S +10	V _S +20	V
V _{CC}	Low Side and Logic Supply Voltage	11.5	18.5	V
V _{IN}	Input Voltage of LIN, HIN, ITRIP, EN, FLT	0	5	V
Fp	PWM Carrier Frequency		20	kHz

The Input/Output logic diagram is shown in Figure 1. For proper operation the module should be used within the recommended conditions. All voltages are absolute referenced to COM. The $V_{\rm S}$ offset is tested with all supplies biased at 15V differential.

Note 3: Logic operational for V_s from COM-5V to COM+250V. Logic state held for V_s from COM-5V to COM-V_{BS}.

Static Electrical Characteristics

 $(V_{CC}\text{-COM}) = (V_B\text{-}V_S) = 15 \text{ V}.$ $T_A = 25^{\circ}\text{C}$ unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels. The V_{CCUV} parameters are referenced to V_S .

Symbol	Description	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	500			V	T _J =25°C, I _{LK} =250μA
I _{LKH}	Leakage Current of High Side FET's in Parallel		1		μΑ	T _J =25°C, V _{DS} =500V
I _{LKL}	Leakage Current of Low Side FET's in Parallel Plus Gate Drive IC		4		μΑ	T _J =25°C, V _{DS} =500V
R _{DS(ON)}	Drain to Source ON Resistance		4.8	6	Ω	T _J =25°C, V _{CC} =15V, Id = 0.5A
$V_{IN,th+}$	Positive Going Input Threshold	2.5			V	
$V_{\text{IN,th}}$	Negative Going Input Threshold			0.8	V	
$\begin{matrix} V_{\text{CCUV+},} \\ V_{\text{BSUV+}} \end{matrix}$	V_{CC} and V_{BS} Supply Under-Voltage, Positive Going Threshold	8	8.9	9.8	V	
V _{CCUV-} , V _{BSUV-}	V _{CC} and V _{BS} supply Under-Voltage, Negative Going Threshold	7.4	8.2	9	V	
V _{CCUVH} , V _{BSUVH}	V _{CC} and V _{BS} Supply Under-Voltage Lock-Out Hysteresis		0.7		V	
I _{QBS}	Quiescent V _{BS} Supply Current V _{IN} =0V			125	μΑ	
Iqcc	Quiescent V _{CC} Supply Current V _{IN} =0V			3.5	mA	
I _{QCC, ON}	Quiescent V _{CC} Supply Current V _{IN} =4V			10	mA	
I _{IN+}	Input Bias Current V _{IN} =4V		130	160	μΑ	
I _{IN-}	Input Bias Current V _{IN} =0V			1	μΑ	
I _{TRIP+}	I _{TRIP} Bias Current V _{ITRIP} =4V		4	40	μΑ	
I _{TRIP-}	I _{TRIP} Bias Current V _{ITRIP} =0V			1	μΑ	
$V_{IT,TH+}$	I _{TRIP} Threshold Voltage	0.37	0.46	0.55	V	
$V_{\text{IT, TH-}}$	I _{TRIP} Threshold Voltage		0.4		V	



V _{IT, HYS}	I _{TRIP} Input Hysteresis	 0.06		V	
R _{BR}	Internal Bootstrap Equivalent Resistor Value	 200		Ω	T _J =25°C
V _{RCIN,TH}	RCIN Positive Going Threshold	 8		V	
R _{ON,FLT}	FLT Open-Drain Resistance	 50	100	Ω	

Dynamic Electrical Characteristics

 $(V_{\text{CC}}\text{-COM}) = (V_{\text{B}}\text{-}V_{\text{S}}) = 15~\text{V}.~~T_{\text{A}} = 25^{\circ}\text{C}$ unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Conditions
T _{ON} Input to Output Propagation Turn-On Delay Time			1	1.5	μs	I _D =1mA, V ⁺ =50V
T _{OFF}	Input to Output Propagation Turn-Off Delay Time		1	1.5	μs	See Fig.2
T _{FIL,IN}	Input Filter Time (HIN, LIN)	200	360		ns	V _{IN} =0 & V _{IN} =4V
T _{FIL,EN}	Input Filter Time (EN)	100	200		ns	V _{IN} =0 & V _{IN} =4V
T _{BLT-ITRIP}	I _{TRIP} Blanking Time	100	330		ns	V _{IN} =0 & V _{IN} =4V, V _{I/Trip} =5V
T _{FLT}	Itrip to FLT		590	950	ns	V _{IN} =0 & V _{IN} =4V
T _{EN}	EN Falling to Switch Turn-Off		750	950	ns	V _{IN} =0 & V _{IN} =4V
T _{ITRIP}	I _{TRIP} to Switch Turn-Off Propagation Delay		1000	1200	ns	I _D =1A, V ⁺ =50V, See Figure 3

MOSFET Avalanche Characteristics

Symbol	Description	Min	Тур	Max	Units	Conditions
EAS	Single Pulse Avalanche Energy			49 Note 4	mJ	See Note 4

Note 4: From characterization of TO-220 packaged devices. Starting T_J=25°C, L=27mH, VDD=100V, I_{AS}=1.7A VGS=10V

Thermal and Mechanical Characteristics

Symbol	Description	Min	Тур	Max	Units	Conditions
R _{th(J-CT)}	Total Thermal Resistance Junction to Case Top		28.9		°C/W	One device
R _{th(J-CB)}	Total Thermal Resistance Junction to Case Bottom		3.8		°C/W	One device





Qualification Information†


Qualification Level		Industrial ^{††} (per JEDEC JESD 47E)		
Moisture Sensitivity Level		MSL3 ^{†††} (per IPC/JEDEC J-STD-020C)		
ESD	Machine Model	Class B (per JEDEC standard JESD22-A115)		
ESD	Human Body Model	Class 2 (per standard ESDA/JEDEC JS-001-2012)		
RoHS Compliant		Yes		


- Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- Higher MSL ratings may be available for the specific package types listed here. Please contact your ††† International Rectifier sales representative for further information.







Input/Output Pin Equivalent Circuit Diagrams












Input-Output Logic Level Table



EN	Itrip	Hin1,2,3	Lin1,2,3	U,V,W
1	0	1	0	V+
1	0	0	1	0
1	0	0	0	off
1	1	Х	Χ	off
0	Х	Х	Χ	off




Figure 1: Input/Output Logic Diagram






Figure 2a: Input to Output propagation turn-on delay time.




Figure 2b: Input to Output propagation turn-off delay time.




Figure 2c: Diode Reverse Recovery.

Figure 2: Switching Parameter Definitions







Figure 3: I_{TRIP} Timing Waveform



Module Pin-Out Description

Pin	Name	Description
1	HIN3	Logic Input for High Side Gate Driver - Phase 3
2	LIN1	Logic Input for Low Side Gate Driver - Phase 1
3	LIN2	Logic Input for Low Side Gate Driver - Phase 2
4	LIN3	Logic Input for Low Side Gate Driver - Phase 3
5	/FLT	Fault Output Pin
6	Itrip	Over-Current Protection Pin
7	EN	Enable Pin
8	RCin	Reset Programming Pin
9, 39	VSS, COM	Ground for Gate Drive IC and Low Side Gate Drive Return
10, 11, 30, 37	U, VS1	Output 1, High Side Floating Supply Offset Voltage
12, 13	VR1	Phase 1 Low Side FET Source
14, 15	VR2	Phase 2 Low Side FET Source
16, 17, 38	V, VS2	Output 2, High Side Floating Supply Offset Voltage
18, 19	W, VS3	Output 3, High Side Floating Supply Offset Voltage
20, 21	VR3	Phase 3 Low Side FET Source
22-29	V+	DC Bus Voltage Positive
31	VB1	High Side Floating Supply Voltage 1
32	VB2	High Side Floating Supply Voltage 2
33	VB3	High Side Floating Supply Voltage 3
34	VCC	15V Supply
35	HIN1	Logic Input for High Side Gate Driver - Phase 1
36	HIN2	Logic Input for High Side Gate Driver - Phase 2b



Note

Pads 37 and 38 can be omitted from the PCB footprint and hence do not need to be soldered

All pins with the same name are internally connected. For example, pins 10, 11, 30 and 37 are internally connected.





Fault Reporting and Programmable Fault Clear Timer

The IRSM836-015MA provides an integrated fault reporting output and an adjustable fault clear timer. There are two situations that would cause the IRSM836-015MA to report a fault via the **FLT** pin. The first is an under-voltage condition of **VCC** and the second is when the **ITRIP** pin recognizes a fault.

The fault clear timer provides a means of automatically re-enabling the module operation a preset amount of time after the fault condition has disappeared. When a fault condition occurs, the fault diagnostic output (FLT) stays in the low state until the fault condition has been removed and the fault clear timer expires; once the fault clear timer expires, the voltage on the FLT pin will return to the logic-high voltage. Figure 4a is a block-level diagram that focuses on the fault diagnostic and fault clear timer functionality of the driver chip within the module. The fault clear timer is defined with a simple resistor-capacitor (RC) network on the RCin pin, as shown in Figure 4b.

Figure 5 is a timing diagram showing the states of the **FLT** and **RCin** pins during both normal operation and under a fault condition. Under normal operation, both **FLT** and **RCin** are in high impedance (open drain) states. C_{RCIN} is fully-charged, and **FLT** is pulled up high. When a fault condition occurs, **RCin** and **FLT** are pulled low to **VSS** – C_{RCIN} is discharged; once the fault condition has been removed, **RCin** returns to a high impedance state and the fault clear timer begins – that is, C_{RCIN} starts charging via R_{RCIN} . t_{FLTCLR} seconds later – when the **RCin** voltage crosses a datasheet-defined threshold of $V_{RCIN,TH}$, **FLT** returns to a high impedance state and the module is operational again. t_{FLTCLR} is determined by a simple RC network, shown in Figure 6 - R_{RCIN} and C_{RCIN} determine how long the voltage at the **RCin** pin takes to reach the $V_{RCIN,TH}$ fixed threshold.








Figure 4b: Programming the fault clear timer






Figure 5: RCIN and FLT pin waveforms

The design guidelines for this network are shown in Table 1. C_{RCIN} needs to be small enough so that the discharge of the capacitor occurs before the fault condition disappears. If the fault condition disappears before the C_{RCIN} capacitor is sufficiently discharged, the module will be stuck in fault mode. To achieve sufficiently high fault clear time, it is thus recommend R_{RCIN} be increased while C_{RCIN} be kept small.

CRCIN	≤1 nF		
GRCIN	Ceramic		
D	0.5 M Ω to 2 M Ω		
R _{RCIN}	>> R _{ON,RCIN}		

Table 1: Design guidelines


The length of the fault clear time period can be determined by using the formula below.

$$t_{\mathit{FLTCLR}} = - \Big(R_{\mathit{RCIN}} C_{\mathit{RCIN}} \Big) ln \Bigg(1 - \frac{V_{\mathit{RCIN},\mathit{TH}}}{V_{\mathit{CC}}} \Bigg)$$

If the fault clear timer functionality is not needed, it is sufficient to pull the **RCin** pin up to **VCC** with $R_{RCIN} \ge 10k\Omega$. In this case, C_{RCIN} is not needed.



Typical Application Connection IRSM836-015MA



- 1. Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible to reduce ringing and EMI problems. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- 2. In order to provide good decoupling between VCC-VSS and VB1,2,3-VS1,2,3 terminals, the capacitors shown connected between these terminals should be located very close to the module pins. Additional high frequency capacitors, typically 0.1µF, are recommended.
- 3. Value of the boot-strap capacitors depends upon the switching frequency. Their selection should be made based on application note AN-1044.
- 4. PWM generator must be disabled within Fault duration to guarantee shutdown of the system. Overcurrent condition must be cleared before resuming operation.





Current Capability in a Typical Application

Figure 6 shows the current capability for this module at specified conditions. The current capability of the module is affected by application conditions including the PCB layout, ambient temperature, maximum PCB temperature, modulation scheme, PCB copper thickness and so on. The curves below were obtained from measurements carried out on the IRMCS1471_R4 reference design board which includes the IRSM836-015MA and IR's IRMCK171 digital control IC.




Figure 6: Maximum Sinusoidal Phase Current vs. PWM Switching Frequency Sinusoidal Modulation, V⁺=320V, PF=0.98



PCB Example

Figure 7 below shows an example layout for the application PCB. The effective area of the V+ top-layer copper plane is ~3cm² in this example. For an FR4 PCB with 1oz copper, R_{th(J-A)} is about 40°C/W. A lower R_{th(J-A)} can be achieved using thicker copper and/or additional layers.





Figure 7: PCB layout example and corresponding thermal image (10kHz, 3P, 1oz, ΔTca=70°C, V+ = 320V, lu = 295mArms)

At the module's typical operating conditions, dV/dt of the phase node voltage is influenced by the load capacitance which includes parasitic capacitance of the PCB, MOSFET output capacitance and motor winding capacitance. To turn off the MOSFET, the load capacitance needs to be charged by the phase current. For the IRMCS1671 reference design, turn-off dV/dt ranges from 2 to 5 V/ns depending on the phase current magnitude. Turn-on dV/dt is influenced by PCB parasitic capacitance and motor winding capacitance and typically ranges from 4 to 6 V/ns. The MOSFET turn-on loss combined with the complimentary body diode reverse recovery loss comprises the majority of the total switching losses. Two-phase modulation can be used to reduce switching losses and run the module at higher phase currents.




36L Package Outline IRSM836-015MA (Bottom View)



Dimensions in mm




36L Package Outline IRSM836-015MA (Bottom View)



Dimensions in mm




36L Package Outline IRSM836-015MA (Top and Side View)





Top Marking



- 1.1 Site Code (H or C)
- 1.2 Last 4 characters of the production order prior to ".n" (n = 1 or 2 digit split indicator)
- 1.3 Lead Free Released: P Lead Free Samples: W Engineering / DOE: Y
- 1.4 Date Code: YWW (Y = last digit of the production calendar year. WW is week number in the calendar year)
- 1.5 Part Number: IRSM836-015MA
- 1.6 IR Logo



Revision History

March 2015 Increased the recommended range for V_{CC} and $V_{B1,2,3}$; improved readability.



Data and Specifications are subject to change without notice IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information