74LVC543A

Octal D-type registered transceiver; 3-state Rev. 8 — 18 December 2012

Product data sheet

General description 1.

The 74LVC543A is an octal registered transceiver containing two sets of D-type latches for temporary storage of the data flow in either direction. Separate latch enable inputs (pins LEAB and LEBA) and output enable inputs (pins OEAB and OEBA), are provided for each register. The separate inputs permit independent control of input and output in either direction of the data flow.

The 74LVC543A contains eight D-type latches, with separate inputs and controls for each set. For data flow from pins A to B, the A to B enable input (pin EAB) must be LOW. The LOW state enables data entry from pins A0 to A7 or from pins B0 to B7, as indicated in Table 3. With pin EAB LOW, a LOW signal on the A to B latch enable input (pin LEAB) makes the A to B latches transparent. A subsequent LOW-to-HIGH transition on pin LEAB puts the A data into the latches where it is stored. The B outputs no longer change with the A inputs. With pins EAB and OEAB both LOW, the 3-state B output buffers are active and display the data present at the outputs of the A latches.

Features and benefits 2.

- 5 V tolerant inputs/ouputs for interfacing with 5 V logic
- Supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- 8-bit positive transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- 3-state non-inverting outputs for bus-oriented applications
- High-impedance when V_{CC} = 0 V
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - ◆ JESD8-5A (2.3 V to 2.7 V)
 - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




Octal D-type registered transceiver; 3-state

3. Ordering information


Table 1. Ordering information

Type number	Package	Package								
	Temperature range	Name	Description	Version						
74LVC543AD	–40 °C to +125 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
74LVC543ADB	–40 °C to +125 °C	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1						
74LVC543APW	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1						
74LVC543ABQ	–40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5\times5.5\times0.85$ mm	SOT815-1						

4. Functional diagram




Octal D-type registered transceiver; 3-state



Octal D-type registered transceiver; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
LEBA	1	B to A latch enable input (active LOW)
LEAB	14	A to B latch enable input (active LOW)
OEBA	2	B to A output enable input (active LOW)
OEAB	13	A to B output enable input (active LOW)
EBA	23	B to A enable input (active LOW)
EAB	11	A to B enable input (active LOW)
A[0:7]	3, 4, 5, 6, 7, 8, 9, 10	A data input or output
B[0:7]	22, 21, 20, 19, 18, 17, 16, 15	B data output or input
GND	12	ground (0 V)
V _{CC}	24	supply voltage

Octal D-type registered transceiver; 3-state

6. Functional description

Table 3. Functional table[1]

Operating modes	Input	Output			
	OEAB, OEBA	EAB, EBA	LEAB, LEBA	An, Bn	Bn, An
Disabled	Н	X	X	X	Z
	X	Н	X	Χ	Z
Disabled plus latch	L	↑	L	h	Z
	L	↑	L	I	Z
Latch plus display	L	L	↑	h	Н
	L	L	↑	I	L
Transparent	L	L	L	Н	Н
	L	L	L	L	L
Hold (do nothing)	L	L	Н	X	NC

^[1] H = HIGH voltage level

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	$V_I < 0 V$	-50	-	mA
V _I	input voltage		[<u>1]</u> -0.5	+6.5	V
I_{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
V_O	output voltage	output HIGH or LOW	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[2]</u> –0.5	+6.5	V
I _O	output current	$V_O = 0 V to V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[3]</u> _	500	mW

^[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

74LVC543A_8

L = LOW voltage level

 $h = a HIGH must be present one set-up time before the LOW to HIGH transition of <math>\overline{LEAB}$, \overline{LEBA} , \overline{EAB} and \overline{EBA}

I = a LOW must be present one set-up time before the LOW to HIGH transition of \overline{LEAB} , \overline{LEBA} , \overline{EAB} and \overline{EBA}

X = don't care

^{↑ =} LOW to HIGH level transition

NC = no change

Z = high-impedance OFF-state

^[2] The output voltage ratings may be exceeded if the output current ratings are observed.

^[3] For SO24 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
For (T)SSOP24 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.
For DHVQFN24 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

Octal D-type registered transceiver; 3-state

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW	0	-	V_{CC}	V
		output 3-state	0	-	5.5	V
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
		V _{CC} = 2.7 V to 3.6 V	0	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions	-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V_{IH}	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	٧
	input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V_{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	٧
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}						
ou	output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	٧
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	٧
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}						
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}$; $V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_O = 24 \text{ mA}$; $V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I _I	input leakage current	V_{CC} = 3.6 V; V_I = 5.5 V or GND	-	±0.1	±5	-	±20	μΑ

Octal D-type registered transceiver; 3-state

 Table 6.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
I_{OZ}	OFF-state output current	$V_{I} = V_{IH}$ or V_{IL} ; $V_{CC} = 3.6$ V; $V_{O} = 5.5$ V or GND;	-		0.1	±10	-	±20	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_1 \text{ or } V_O = 5.5 \text{ V}$	-		0.1	±10	-	±20	μΑ
I _{CC}	supply current	V_{CC} = 3.6 V; V_{I} = V_{CC} or GND; I_{O} = 0 A	-		0.1	10	-	40	μА
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}$	-		5	500	-	5000	μА
C _I	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-		4.0	-	-	-	pF
C _{I/O}	input/output capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-		5.0	-	-	-	pF

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 10</u>.

$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$	Conditions	-40	°C to +8	5 °C	-40 °C to +125 °C		Unit	
			Min	Typ[1]	Max	Min	Max	
t_{pd}		An to Bn; Bn to An; see Figure 6						
	delay	V _{CC} = 1.2 V	-	15	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.7	7.1	16.3	1.7	18.9	ns
	delay $V_{CC} = 1.2 \text{ V}$ $V_{CC} = 1.65 \text{ V to } 1.9$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $\overline{LEBA} \text{ to An; } \overline{LEAB} \text{ to}$ $V_{CC} = 1.2 \text{ V}$ $V_{CC} = 1.65 \text{ V to } 1.9$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.5	3.8	8.4	1.5	9.7	ns
		$V_{CC} = 2.7 \text{ V}$	1.5	3.7	8.0	1.5	10.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	3.2	7.0	1.0	9.0	ns
		LEBA to An; LEAB to Bn; see Figure 7						
		V _{CC} = 1.2 V	-	16	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.5	7.3	19.9	1.5	- ns 22.9 ns 11.8 ns	
	Vo	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.0	3.9	10.2	1.0	11.8	ns
	$V_{CC} = 2.7 \text{ V}$	1.5	4.2	9.5	1.5	12.0	ns	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.2	3.2	8.5	1.2	11.0	ns

Octal D-type registered transceiver; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 10.

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	–40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
t _{en}	enable time	OEBA to An; OEAB to Bn; see Figure 8 2	'	'		'		
		V _{CC} = 1.2 V	-	17	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	1.7	7.4	17.6	1.7	20.3	ns
		V _{CC} = 2.3 V to 2.7 V	1.5	4.2	9.7	1.5	11.2	ns
		V _{CC} = 2.7 V	1.5	4.3	9.2	1.5	11.5	ns
		V _{CC} = 3.0 V to 3.6 V	1.3	3.4	7.7	1.3	10.0	ns
		EBA to An; EAB to Bn; see Figure 8						
		V _{CC} = 1.2 V	-	18	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	1.9	8.0	18.3	1.9	21.1	ns
		V _{CC} = 2.3 V to 2.7 V	1.5	4.5	10.1	1.5	11.6	ns
		V _{CC} = 2.7 V	1.5	4.6	9.3	1.5	12.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.3	3.6	8.0	1.3	10.0	ns
t_{dis}	disable time	OEBA to An; OEAB to Bn; see Figure 8 [2]						
		V _{CC} = 1.2 V	-	8.0	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	2.7	4.8	12.0	2.7	13.9	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.0	2.7	6.8	1.0	7.9	ns
		$V_{CC} = 2.7 \text{ V}$	1.5	3.5	7.5	1.5	9.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.5	3.3	7.0	1.5	9.0	ns
		EBA to An; EAB to Bn; see Figure 8						
		V _{CC} = 1.2 V	-	8.5	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	3.1	5.0	12.1	3.1	14.0	ns
		V_{CC} = 2.3 V to 2.7 V	1.0	2.8	6.9	1.0	8.0	ns
		$V_{CC} = 2.7 \text{ V}$	1.5	3.6	7.5	1.5	11.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.5	3.4	7.0	1.5	9.0	ns
t_W	pulse width	LEAB, LEBA LOW; see Figure 7						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	5.0	-	-	5.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	4.0	-	-	4.0	-	ns
		$V_{CC} = 2.7 \text{ V}$	3.0	-	-	3.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	3.0	0.9	-	3.0	-	ns
t _{su}	set-up time	An, Bn to LEAB, LEBA, EAB, EBA; see Figure 9						
		V _{CC} = 1.65 V to 1.95 V	3.0	-	-	3.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.0	-	-	2.0	-	ns
		V _{CC} = 2.7 V	1.5	-	-	1.5	-	ns
		V _{CC} = 3.0 V to 3.6 V	+1.5	-0.5	-	1.5	-	ns

Octal D-type registered transceiver; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 10.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _h	hold time	An, Bn to LEAB, LEBA, EAB, EBA; see Figure 9	'				'	'	'
		V _{CC} = 1.65 V to 1.95 V		4.0	-	-	4.0	-	ns
		V _{CC} = 2.3 V to 2.7 V		2.5	-	-	2.5	-	ns
		V _{CC} = 2.7 V		1.5	-	-	1.5	-	ns
		V _{CC} = 3.0 V to 3.6 V		1.5	0.6	-	1.5	-	ns
t _{sk(o)}	output skew time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C _{PD}	power	$V_I = GND$ to V_{CC}	[4]						
	dissipation	V _{CC} = 1.65 V to 1.95 V		-	8.3	-			pF
	capacitance	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	11.9	-			pF
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	15.2	-			pF

- [1] Typical values are measured at $T_{amb} = 25$ °C and $V_{CC} = 1.2$ V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} . t_{en} is the same as t_{PZL} and t_{PZH} . t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$

 f_i = input frequency in MHz; f_o = output frequency in MHz

C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

11. AC waveforms





Fig 6. Input (An and Bn) to output (Bn and An) propagation delays

Octal D-type registered transceiver; 3-state



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 7. Latch enable input (LEAB, LEBA) pulse width and latch enable input to output An and Bn propagation delays




Fig 8. 3-state enable and disable times

Octal D-type registered transceiver; 3-state






Fig 9. Data set-up and hold times for the inputs An and Bn to LEAB, LEBA and EAB, EBA inputs

Table 8. Measurement points

Supply voltage	Input		Output	Output					
V _{CC}	VI	V _M	V _M	V _X	V _Y				
1.2 V	V _{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	$V_{OH}-0.15\ V$				
1.65 V to 1.95 V	V _{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V				
2.3 V to 2.7 V	V _{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V				
2.7 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH}-0.3\ V$				
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH}-0.3\ V$				

Octal D-type registered transceiver; 3-state





Test data is given in Table 9.

Definitions for test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 10. Test circuit for measuring switching times

Table 9. Test data

Supply voltage	Input	Input		Load		V _{EXT}		
	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t_{PLZ} , t_{PZL}	t _{PHZ} , t _{PZH}	
1.2 V	V_{CC}	≤ 2 ns	30 pF	1 k Ω	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	V_{CC}	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V_{CC}	≤ 2 ns	30 pF	500Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND	


74LVC543A **NXP Semiconductors**

Octal D-type registered transceiver; 3-state

12. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION		ISSUE DATE
SOT137-1	075E05	MS-013				99-12-27 03-02-19


Fig 11. Package outline SOT137-1 (SO24)

74LVC543A_8

All information provided in this document is subject to legal disclaimers.

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT340-1		MO-150				99-12-27 03-02-19	

Fig 12. Package outline SOT340-1 (SSOP24)

74LVC543A_8


All information provided in this document is subject to legal disclaimers.

74LVC543A **NXP Semiconductors**

Octal D-type registered transceiver; 3-state

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT355-1		MO-153			99-12-27 03-02-19	

Fig 13. Package outline SOT355-1 (TSSOP24)

74LVC543A_8

All information provided in this document is subject to legal disclaimers.

74LVC543A

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm

SOT815-1




Fig 14. Package outline SOT815-1 (DHVQFN24)

74LVC543A_8

All information provided in this document is subject to legal disclaimers.

Octal D-type registered transceiver; 3-state

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC543A v.8	20121218	Product data sheet	-	74LVC543A v.7
Modifications:	 Changed interlaci 	ng into interfacing (errata) in features list.	
74LVC543A v.7	20121129	Product data sheet	-	74LVC543A v.6
Modifications:	 The format of this of NXP Semicond 		esigned to comply with the	ne new identity guidelines
	 Legal texts have to 	peen adapted to the new	company name where ap	propriate.
	• <u>Table 4</u> , <u>Table 5</u> ,]	<u>Table 6, Table 7, Table 8</u> a	and <u>Table 9</u> : values adde	d for lower voltage ranges.
74LVC543A v.6	20040407	Product specification	-	74LVC543A v.5
74LVC543A v.5	20040205	Product specification	-	74LVC543A v.4
74LVC543A v.4	20030516	Product specification	-	74LVC543A v.3
74LVC543A v.3	20000621	Product specification	-	74LVC543A v.2
74LVC543A v.2	19980731	Product specification	-	74LVC543A v.1
74LVC543A v.1	19970630	Product specification	-	-

Octal D-type registered transceiver; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC543A 8

All information provided in this document is subject to legal disclaimers.

Octal D-type registered transceiver; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC543A **NXP Semiconductors**

Octal D-type registered transceiver; 3-state

17. Contents

1	General description 1
2	Features and benefits
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics
11	AC waveforms 9
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks19
16	Contact information 19
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.