Freescale

Data Sheet: Technical Data

Document Number: MPC5646C Rev. 5.1, 08/2012

MPC5646C

176-pin LQFP (24 mm x 24 mm) 208-pin LQFP (28 mm x 28 mm)

MPC5646C Microcontroller Datasheet

On-chip modules available within the family include the following features:

- e200z4d dual issue, 32-bit core Power Architecture[®] compliant CPU
	- $-$ Up to 120 MHz
	- 4 KB, 2/4-Way Set Associative Instruction Cache
	- Variable length encoding (VLE)
	- Embedded floating-point (FPU) unit
	- Supports Nexus3+
- e200z0h single issue, 32-bit core Power Architecture compliant **CPU**
	- Up to 80 MHz
	- Variable length encoding (VLE)
	- Supports Nexus3+
- Up to 3 MB on-chip flash memory: flash page buffers to improve access time
- Up to 256 KB on-chip SRAM
- 64 KB on-chip data flash memory to support EEPROM emulation
- Up to 16 semaphores across all slave ports
- User selectable MBIST
- Low-power modes supported: STOP, HALT, STANDBY
- 16 region Memory Protection Unit (MPU)
- Dual-core Interrupt Controller (INTC). Interrupt sources can be routed to e200z4d, e200z0h, or both
- Crossbar switch architecture for concurrent access to peripherals, flash memory, and SRAM from multiple bus masters
- 32 channel eDMA controller with DMAMUX
- Timer supports input/output channels providing 16-bit input capture, output compare, and PWM functions (eMIOS)
- 2 analog-to-digital converters (ADC): one 10-bit and one 12-bit
- Cross Trigger Unit (CTU) to enable synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
- Up to 8 serial peripheral interface (DSPI) modules
- Up to 10 serial communication interface (LINFlex) modules
- Up to 6 full CAN (FlexCAN) modules with 64 MBs each
- CAN Sampler to catch ID of CAN message
- 1 inter IC communication interface $(I²C)$ module
- Up to 177 (LQFP) or 199 (BGA) configurable general purpose I/O pins
- System clocks sources
	- 4–40 MHz external crystal oscillator
	- 16 MHz internal RC oscillator
	- FMPLL
	- Additionally, there are two low power oscillators: 128 kHz internal RC oscillator, 32 kHz external crystal oscillator

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

 $*$ freescale

© Freescale, Inc., 2010-2012. All rights reserved.

256 MAPBGA (17 mm x 17 mm)

- Real Time Counter (RTC) with clock source from internal 128 kHz or 16 MHz oscillators or external 4–40 MHz crystal
	- Supports autonomous wake-up with 1 ms resolution with max timeout of 2 seconds
	- Optional support from external 32 kHz crystal oscillator, supporting wake-up with 1 second resolution and max timeout of 1 hour
- 1 System Timer Module (STM) with four 32-bit compare channels
- Up to 8 periodic interrupt timers (PIT) with 32-bit counter resolution
- 1 Real Time Interrupt (RTI) with 32-bit counter resolution
- 1 Safety Enhanced Software Watchdog Timer (SWT) that supports keyed functionality
- 1 dual-channel FlexRay Controller with 128 message buffers
- 1 Fast Ethernet Controller (FEC)
- On-chip voltage regulator (VREG)
- Cryptographic Services Engine (CSE)
- Offered in the following standard package types:
	- 176-pin LQFP, 24×24 mm, 0.5 mm Lead Pitch 208-pin LQFP, 28×28 mm, 0.5 mm Lead Pitch
- 256-ball MAPBGA, 17×17 mm, 1.0 mm Lead Pitch

Table of Contents

1 Introduction

1.1 Document Overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the MPC5646C device. To ensure a complete understanding of the device functionality, refer also to the MPC5646C Reference Manual.

1.2 Description

The MPC5646C is a new family of next generation microcontrollers built on the Power Architecture embedded category. This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

The MPC5646C family expands the range of the MPC560xB microcontroller family. It provides the scalability needed to implement platform approaches and delivers the performance required by increasingly sophisticated software architectures. The advanced and cost-efficient host processor core of the MPC5646C automotive controller family complies with the Power Architecture embedded category, which is 100 percent user-mode compatible with the original Power Architecture user instruction set architecture (UISA). It operates at speeds of up to 120 MHz and offers high performance processing optimized for low power consumption. It also capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

Table 1. MPC5646C family comparison¹

MPC5646C Microcontroller Datasheet, Rev. 5.1 **MPC5646C Microcontroller Datasheet, Rev. 5.1**

 $\overline{4}$

Table 1. MPC5646C family comparison¹ (continued)

¹ Feature set dependent on selected peripheral multiplexing; table shows example.

² Based on 125 °C ambient operating temperature and subject to full device characterization.

³ The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.

⁴ DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.

 5 Not shared with 12-bit ADC, but possibly shared with other alternate functions.

 6 There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.

⁷ 16x precision channels (ANP) and 3x standard (ANS).

⁸ Not shared with 10-bit ADC, but possibly shared with other alternate functions.

⁹ As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.

 10 CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.

¹¹ STCU controls MBIST activation and reporting.

¹² Estimated I/O count for proposed packages based on multiplexing with peripherals.

Block diagram

2 Block diagram

[Figure 1](#page-5-1) shows the detailed block diagram of the MPC5646C.

Notes: 1) 10 dedicated channels plus up to 19 shared channels. See the device-comparison table. 2) Package dependent. 27 or 33 dedicated channels plus up to 19 shared channels. See the device-comparison table. 3) 16 x precision channels (ANP) are mapped on input only I/O cells.

MPC5646C Microcontroller DataSheet, Rev. 5.1

[Table 2](#page-6-0) summarizes the functions of the blocks present on the MPC5646C.

Table 2. MPC5646C series block summary

Block	Function						
Analog-to-digital converter (ADC)	Converts analog voltages to digital values						
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device						
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity						
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT						
Cryptographic Security Engine (CSE)	Supports the encoding and decoding of any kind of data						
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width						
DMA Channel Multiplexer (DMAMUX)	Allows to route DMA sources (called slots) to DMA channels						
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices						
Error Correction Status Module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes						
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels.						
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events						
Flash memory	Provides non-volatile storage for program code, constants and variables						
FlexCAN (controller area network)	Supports the standard CAN communications protocol						
FMPLL (frequency-modulated phase-locked loop)	Generates high-speed system clocks and supports programmable frequency modulation						
FlexRay (FlexRay communication controller)	Provides high-speed distributed control for advanced automotive applications						
Fast Ethernet Controller (FEC)	Ethernet Media Access Controller (MAC) designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks						
Internal multiplexer (IMUX) SIUL subblock	Allows flexible mapping of peripheral interface on the different pins of the device						
Inter-integrated circuit (I ² C™) bus	A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices						
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests for both e200z0h and e200z4d cores						
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode						

The available LQFP pinouts and the MAPBGA ballmaps are provided in the following figures. For functional port pin description, see Table 4.

Figure 2. 176-pin LQFP configuration

NOTE 1) VDD_HV_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3]. 2) Availability of port pin alternate functions depends on product selection.

Figure 3. 208-pin LQFP configuration

Notes:

1) VDD_HV_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3]. 2)Availability of port pin alternate functions depends on product selection.

Figure 4. 256-pin BGA configuration

3.1 Pad types

In the device the following types of pads are available for system pins and functional port pins:

 $S = Slow¹$

 $M = \text{Median}^{1, 2}$

1. See the I/O pad electrical characteristics in the device data sheet for details.

^{2.} All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. For example, Fast/Medium pad will be Medium by default at reset. Similarly, Slow/Medium pad will be Slow by default. Only exception is PC[1] which is in medium configuration by default (refer to PCR.SRC in the reference manual, Pad Configuration Registers (PCR0—PCR198)).

 $F = Fast^{1, 2}$

 $I =$ Input only with analog feature¹

 $A =$ Analog

3.2 System pins

The system pins are listed in Table 3.

¹ For analog pads, it is not recommended to enable IBE if APC is enabled to avoid extra current in middle range voltage.

3.3 Functional ports

The functional port pins are listed in Table 4.

Table 4. Functional port pin descriptions

								Pin number		
Port pin	PCR	Alternate function ¹	Function	Periphera	I/O direction ²	type Pad ⁻	config. RESET	LQFP 176	GED 208	⋖ MAPBG 256
PA[0]	PCR[0]	AF ₀ AF ₁ AF ₂ AF ₃	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] CAN1RX	SIUL eMIOS 0 MC_CGM eMIOS 0 WKPU FlexCAN 1	I/O I/O O I/O	M/S	Tristate	24	24	G4

Table 4. Functional port pin descriptions (continued)

¹ Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = $000 \rightarrow$ AF0; PCR.PA = 001 \rightarrow AF1; PCR.PA = 010 \rightarrow AF2; PCR.PA = 011 \rightarrow AF3; PCR.PA = 100 \rightarrow ALT4. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

² Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

- ³ NMI[0] and NMI[1] have a higher priority than alternate functions. When NMI is selected, the PCR.PA field is ignored.
- ⁴ SXOSC's OSC32k XTAL and OSC32k EXTAL pins are shared with GPIO functionality. When used as crystal pins, other functionality of the pin cannot be used and it should be ensured that application never programs OBE and PUE bit of the corresponding PCR to "1".
- ⁵ If you want to use OSC32K functionality through PB[8] and PB[9], you must ensure that PB[10] is static in nature as PB[10] can induce coupling on PB[9] and disturb oscillator frequency.
- 6 Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively).

It is up to the user to configure these pins as GPIO when needed.

MPC5646C Microcontroller DataSheet, Rev. 5.1

- ⁷ When MBIST is enabled to run (STCU Enable = 1), the application must not drive or tie PAD[178) (MDO[0]) to 0 V before the device exits reset (external reset is removed) as the pad is internally driven to 1 to indicate MBIST operation. When MBIST is not enabled (STCU Enable $= 0$), there are no restriction as the device does not internally drive the pad.
- 8 These pins can be configured as Nexus pins during reset by the debugger writing to the Nexus Development Interface "Port Control Register" rather than the SIUL. Specifically, the debugger can enable the MDO[7:0], MSEO, and MCKO ports by programming NDI (PCR[MCKO_EN] or PCR[PSTAT_EN]). MDO[8:11] ports can be enabled by programming NDI ((PCR[MCKO_EN] and PCR[FPM]) or PCR[PSTAT_EN]).

4 Electrical Characteristics

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS} HV). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

4.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 5](#page-37-0) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 5. Parameter classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4.2 NVUSRO register

Portions of the device configuration, such as high voltage supply is controlled via bit values in the Non-Volatile User Options Register (NVUSRO). For a detailed description of the NVUSRO register, see MPC5646C Reference Manual.

4.2.1 NVUSRO [PAD3V5V(0)] field description

[Table 6](#page-38-0) shows how NVUSRO [PAD3V5V(0)] controls the device configuration for $V_{DD-HV-A}$ domain.

Table 6. PAD3V5V(0) field description

¹ '1' is delivery value. It is part of shadow flash memory, thus programmable by customer.

The DC electrical characteristics are dependent on the PAD3V5V(0,1) bit value.

4.2.2 NVUSRO [PAD3V5V(1)] field description

[Table 7](#page-38-1) shows how NVUSRO [PAD3V5V(1)] controls the device configuration the device configuration for V_{DD-HV_B} domain.

Table 7. PAD3V5V(1) field description

1 '1' is delivery value. It is part of shadow flash memory, thus programmable by customer.

The DC electrical characteristics are dependent on the PAD3V5V(0,1) bit value.

4.3 Absolute maximum ratings

Table 8. Absolute maximum ratings

¹ V_{DDHV}_B can be independently controlled from V_{DDHV}_A. These can ramp up or ramp down in any order. Design is robust against any supply order.

 2 This voltage is internally generated by the device and no external voltage should be supplied.

³ Both the relative and the fixed conditions must be met. For instance: If V_{DD_HV_A} is 5.9 V, V_{DD_HV_ADC0} maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD-HV/A} + 0.3 = 6.2$ V.

⁴ PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from $V_{DD_HV_B}$ domain hence $V_{DD_HV_ADC1}$ should be within ± 300 mV of V_{DD} _{HV} B when these channels are used for ADC^{-1 .}

⁵ Any temperature beyond 125^{\degree} C should limit the current to 50 mA (max).

 6 This is the storage temperature for the flash memory.

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions $(V_{IN} > V_{DD_HV_A/HV_B}$ or $V_{IN} < V_{SS_HV}$, the voltage on pins with respect to ground (V_{SS_HV}) must not exceed the recommended values.

4.4 Recommended operating conditions

Symbol					Value	
		Parameter	Conditions	Min	Max	Unit
V_{SS_HV}	SR	Digital ground on VSS_HV pins		0	$\mathbf 0$	V
$V_{DD_HV_A}^1$		SR Voltage on $V_{DDHV A}$ pins with respect to ground $(V_{SS HV})$		3.0	3.6	V
$V_{DD_HV_B}$ ¹	SR	Voltage on V _{DD HV B} pins with respect to ground $(V_{SS HV})$		3.0	3.6	V
$V_{SS_LV}^2$		SR Voltage on VSS LV (low voltage digital supply) pins with respect to ground $(V_{SS HV})$		$V_{SS HV} - 0.1$	$V_{SS HV} + 0.1$	\vee
$V_{RC_CTRL}^3$		Base control voltage for external BCP68 NPN device	Relative to V _{DD LV}	$\mathbf 0$	$V_{DD LV} + 1$	v
V_{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground $(V_{SS HV})$		$V_{SS HV} - 0.1$	$V_{SS HV} + 0.1$	\vee
$V_{DD_HV_ADC0}$ ⁴	SR	Voltage on VDD HV ADC0		3.0^{5}	3.6	\vee
		with respect to ground $(V_{SS HV})$	Relative to $V_{DD_HV_A}$ ⁶		$V_{DD_HV_A} - 0.1$ $V_{DD_HV_A} + 0.1$	
$V_{DD_HV_ADC1}$		SR Voltage on VDD_HV_ADC1		3.0	3.6	$\mathsf V$
		with respect to ground $(V_{SS HV})$	Relative to V _{DD_HV_A} ⁶		$V_{DD_HV_A}$ – 0.1 $V_{DD_HV_A}$ + 0.1	
V_{IN}	SR.	Voltage on any GPIO pin with		$V_{SS_HV} - 0.1$		V
		respect to ground (V _{SS HV})	Relative to V _{DD_HV_A/HV_B}		V _{DD_HV_A/HV_B} $+0.1$	
INJPAD		SR Injected input current on any pin during overload condition		-5	5	mA
INJSUM		SR Absolute sum of all injected input currents during overload condition		-50	50	
TV _{DD}	SR	V _{DD} _{HV} A slope to ensure			0.5	$V/\mu s$
		correct power up ⁸		0.5		V/min
T_A	SR.	Ambient temperature under bias	f_{CPU} up to 120 MHz + $2%$	-40	125	°C
$T_{\rm J}$	SR	Junction temperature under bias		-40	150	

Table 9. Recommended operating conditions (3.3 V)

¹ 100 nF EMI capacitance need to be provided between each VDD/VSS_HV pair.

- ² 100 nF EMI capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 10 µF bulk capacitance needs to be provided as CREG on each VDD_LV pin. For details refer to the Power Management chapter of the MPC5646C Reference Manual.
- 3 This voltage is internally generated by the device and no external voltage should be supplied.
- 4 100 nF capacitance needs to be provided between V_{DD} $_{ADC}/V_{SS}$ $_{ADC}$ pair.
- 5 Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.
- 6 Both the relative and the fixed conditions must be met. For instance: If V_{DD_HV_A} is 5.9 V, V_{DD_HV_ADC0} maximum value is 6.0 V then, despite the relative condition, the max value is $\mathsf{V}_{\mathsf{DD_HV_A}}$ + 0.3 = 6.2 V.
- 7 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DD_HV_B} domain hence V_{DD_HV_ADC1} should be within ±100 mV of V_{DD_HV_B} when these channels are used for ADC_1.
- ⁸ Guaranteed by the device validation.

Table 10. Recommended operating conditions (5.0 V)

Symbol		Parameter	Conditions	Value		Unit
				Min	Max	
V_{IN}	SR I	Voltage on any GPIO pin with		V_{SS_HV} –0.1		\vee
		respect to ground (V_{SS} Hy)	Relative to V _{DD_HV_A/HV_B}		V _{DD_HV_A/HV_B} $+0.1$	
INJPAD		SR Injected input current on any pin during overload condition		-5	5	mA
INJSUM		SR Absolute sum of all injected input currents during overload condition		-50	50	
TV _{DD}		$SR V_{DD_HV_A}$ slope to ensure correct			0.5	$V/\mu s$
		power up ^t		0.5		V/min
T _A C-Grade Part		SR Ambient temperature under bias		-40	85	
TJ C-Grade Part		SR Junction temperature under bias		-40	110	
T _A _{V-Grade} Part		SR Ambient temperature under bias		-40	105	°C
TJ V-Grade Part		SR Junction temperature under bias		-40	130	
A M-Grade Part		SR Ambient temperature under bias		-40	125	
TJ M-Grade Part		SR Junction temperature under bias		-40	150	

Table 10. Recommended operating conditions (5.0 V) (continued)

 1 100 nF EMI capacitance need to be provided between each VDD/VSS_HV pair.

 2 Full device operation is guaranteed by design from 3.0 V–5.5 V. OSC functionality is guaranteed from the entire range 3.0V–5.5 V, the parametrics measured are at 3.0V and 5.5V (extreme voltage ranges to cover the range of operation). The parametrics might have some variation in the intermediate voltage range, but there is no impact to functionality.

3 100 nF EMI capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 10 µF bulk capacitance needs to be provided as CREG on each VDD_LV pin.

- ⁴ This voltage is internally generated by the device and no external voltage should be supplied.
- 5 100 nF capacitance needs to be provided between $V_{DD_HV_{A} (A D C 0/A D C 1)} / V_{SS_HV_{A} (A D C 0/A D C 1)}$ pair.
- ⁶ Both the relative and the fixed conditions must be met. For instance: If $V_{DD_HV_A}$ is 5.9 V, $V_{DD_HV_ADC0}$ maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD}HV^-A + 0.3 = 6.2$ V.
- $\overline{7}$ PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from $V_{DD_HV_B}$ domain hence VDD_HV_ADC1 should be within ± 100 mV of V_{DD} _{HV} B when these channels are used for ADC_1.
- ⁸ Guaranteed by device validation.

NOTE

SRAM retention guaranteed to LVD levels.

4.5 Thermal characteristics

4.5.1 Package thermal characteristics

Table 11. LQFP thermal characteristics¹

 1 Thermal characteristics are targets based on simulation that are subject to change per device characterization.

² V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C.

 3 All values need to be confirmed during device validation.

⁴ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

⁵ Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6.

6 Junction-to-Ambient thermal resistance determined per JEDEC JESD51-2 and JESD51-6

 7 Junction-to-Board thermal resistance determined per JEDEC JESD51-8.

Table 12. 256 MAPBGA thermal characteristics¹

 1 Thermal characteristics are targets based on simulation that are subject to change per device characterization.

² Junction-to-ambient thermal resistance determined per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

 3 Junction-to-ambient thermal resistance determined per JEDEC JESD51-6 with the board horizontal.

4.5.2 Power considerations

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using Equation 1:

$$
T_J = T_A + (P_D \times R_{\theta JA})
$$
 Eqn. 1

Where:

 T_A is the ambient temperature in C .

 R_{HIA} is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O}$ ($P_D = P_{INT} + P_{I/O}$).

 P_{INT} is the product of I_{DD} and V_{DD} , expressed in watts. This is the chip internal power.

 $P_{I/O}$ represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

$$
P_D = K / (T_J + 273 \degree C)
$$
 Eqn. 2

Therefore, solving equations 1 and 2:

$$
K = P_D \times (T_A + 273 \text{ °C}) + R_{\theta JA} \times P_D^2
$$
Eqn. 3

Where:

K is a constant for the particular part, which may be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J may be obtained by solving equations 1 and 2 iteratively for any value of T_A .

4.6 I/O pad electrical characteristics

4.6.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads—These pads provide maximum speed. These are used for improved Nexus debugging capability.
- Input only pads—These pads are associated to ADC channels and 32 kHz low power external crystal oscillator providing low input leakage.
- Low power pads—These pads are active in standby mode for wakeup source.

Also, medium/slow and fast/medium pads are available in design which can be configured to behave like a slow/medium and medium/fast pads depending upon the slew-rate control.

Medium and fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

4.6.2 I/O input DC characteristics

[Table 13](#page-45-0) provides input DC electrical characteristics as described in [Figure 5.](#page-45-1)

Figure 5. I/O input DC electrical characteristics definition

 $1 \text{ V}_{DD} = 3.3 \text{ V} \pm 10\%$ / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}. All values need to be confirmed during device validation.

³ Analog filters are available on all wakeup lines.

 4 The width of input pulse in between 40 ns to 1000 ns is indeterminate. It may pass the noise or may not depending on silicon sample to sample variation.

4.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- [Table 14](#page-46-0) provides weak pull figures. Both pull-up and pull-down resistances are supported.
- [Table 15](#page-46-1) provides output driver characteristics for I/O pads when in SLOW configuration.
- [Table 16](#page-47-0) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 17](#page-47-1) provides output driver characteristics for I/O pads when in FAST configuration.

Table 14. I/O pull-up/pull-down DC electrical characteristics

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 V_{DD} as mentioned in the table is $\text{V}_{DD_HV_A}/\text{V}_{DD_HV_B}$.

³ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 15. SLOW configuration output buffer electrical characteristics

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² V_{DD}^- as mentioned in the table is $V_{DD_HV_A}/V_{DD_HV_B}$.

³ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Symbol		C	Parameter	Conditions ¹ , ²			Value		Unit
						Min	Typ	Max	
V_{OH}	CC	C	Output high level MEDIUM configuration	Push Pull	$I_{OH} = -3$ mA, $V_{DD} = 5.0 V \pm 10\%,$ $PAD3V5V = 0$	0.8V _{DD}			
		C			$I_{OH} = -1.5$ mA, $V_{DD} = 5.0 V \pm 10\%,$ $PAD3V5V = 13$	0.8V _{DD}			v
		C			$I_{OH} = -2$ mA, $V_{DD} = 3.3 V \pm 10\%,$ $PAD3V5V = 1$	$V_{DD} - 0.8$			
V_{OL}	CC	C	Output low level MEDIUM configuration	Push Pull	$I_{\text{OI}} = 3 \text{ mA}$, $V_{DD} = 5.0 V \pm 10\%,$ $PAD3V5V = 0$			0.2V _{DD}	
		C			$I_{OL} = 1.5$ mA, $V_{DD} = 5.0 V \pm 10\%,$ $\overline{PAD}3V5V = 1^{(3)}$			0.1V _{DD}	\vee
		C			$I_{\text{OI}} = 2 \text{ mA}$, $V_{DD} = 3.3 V \pm 10\%,$ $PAD3V5V = 1$			0.5	

Table 16. MEDIUM configuration output buffer electrical characteristics

 $1 \text{ V}_{\text{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ °C}$, unless otherwise specified.

² V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}.

³ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

	Symbol	C	Parameter		Conditions ^{1,2}		Value			
						Min	Typ	Max	Unit	
V_{OL}	CC	P	configuration		Output low level Push Pull $ I_{OL} = 14 \text{ mA}$, FAST $ V_{DD} = 5.0 \text{ V} \pm 10\%$, $PAD3V5V = 0$			0.1V _{DD}	v	
		C			$ I_{OL} = 7$ mA, $V_{DD} = 5.0$ V ± 10%, $PAD3V5V = 1^{(3)}$			0.1V _{DD}		
		C			$I_{OL} = 11$ mA, V_{DD} = 3.3 V ± 10%, $PAD3V5V = 1$			0.5		

Table 17. FAST configuration output buffer electrical characteristics (continued)

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}.

³ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus outputs (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.6.4 Output pin transition times

	Symbol C Parameter			Conditions ^{1,2}				Unit	
						Min	Typ	Max	
T_{tr}	CC	D	Output transition time $ C_1 = 25$ pF output pin ⁽⁴⁾		V_{DD} = 5.0 V ± 10%,			4	ns
			FAST configuration	$C_L = 50 pF$	$PAD3V5V = 0$			6	
				$C_1 = 100 pF$				12	
				$C_L = 25 pF$ V_{DD} = 3.3 V ± 10%,			4		
				$C_L = 50 pF$	$PAD3V5V = 1$			7	
				$C_1 = 100 pF$				12	

Table 18. Output pin transition times (continued)

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}.

³ All values need to be confirmed during device validation.

 4 C_L includes device and package capacitances (C_{PKG} < 5 pF).

4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply is associated to a $V_{DD}/V_{SS,HV}$ supply pair as described in [Table 19.](#page-49-0)

[Table 20](#page-50-0) provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Table 20. I/O consumption

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}.

³ All values need to be confirmed during device validation.

⁴ Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

MPC5646C Microcontroller DataSheet, Rev. 5.1

4.7 RESET electrical characteristics

The device implements a dedicated bidirectional RESET pin.

Figure 6. Start-up reset requirements

Figure 7. Noise filtering on reset signal

 $1 \text{ V}_{DD} = 3.3 \text{ V} \pm 10\%$ / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}. All values need to be confirmed during device validation.

 3 This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to the RGM module section of the device Reference Manual).

 4 C_L includes device and package capacitance (C_{PKG} < 5 pF).

⁵ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.8 Power management electrical characteristics

4.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage supply $V_{DD_HV_A}$. The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through V_{DDHV} A power pin.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the on-chip VREG with an external ballast (BCP68 NPN device). It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
	- LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
	- LV_CFLA0/CFLA1: Low voltage supply for the two code Flash modules. It is shorted with LV_COR through double bonding.
	- LV_DFLA: Low voltage supply for data Flash module. It is shorted with LV_COR through double bonding.
	- LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.

Figure 8. Voltage regulator capacitance connection

The internal voltage regulator requires external bulk capacitance (C_{REGn}) to be connected to the device to provide a stable low voltage digital supply to the device. Also required for stability is the C_{DEC2} capacitor at ballast collector. This is needed to

minimize sharp injection current when ballast is turning ON. Apart from the bulk capacitance, user should connect EMI/decoupling cap (C_{REGP}) at each $V_{DDL}V/V_{SSL}$ pin pair.

4.8.1.1 Recommendations

- The external NPN driver must be BCP68 type.
- V_{DD-LV} should be implemented as a power plane from the emitter of the ballast transistor.
- 10μ F capacitors should be connected to the 4 pins closest to the outside of the package and should be evenly distributed around the package. For BGA packages, the balls should be used are D8, H14, R9, J3–one cap on each side of package.
	- There should be a track direct from the capacitor to this pin (pin also connects to V_{DD-LV} plane). The tracks ESR should be less than 100 m Ω .
	- The remaining V_{DD-LV} pins (exact number will vary with package) should be decoupled with 0.1 µF caps, connected to the pin as per $10 \mu F$.

(see [Section 4.4, "Recommended operating conditions](#page-40-1)").

4.8.2 V_{DD_BV} options

- Option 1: V_{DD_BV} shared with $V_{DD_HV_A}$ V_{DD-BV} must be star routed from V_{DD-HV} A from the common source. This is to eliminate ballast noise injection on the MCU.
- Option 2: V_{DD-BV} independent of the MCU supply

 V_{DD_BV} > 2.6 V for correct functionality. The device is not monitoring this supply hence the external component must meet the 2.6 V criteria through external monitoring if required.

Symbol		C	Parameter	Conditions ¹		Value ²		Unit
					Min	Typ	Max	
C_{REGn}	SR		External ballast stability capacitance		40		60	μ F
R_{REG}	SR		Stability capacitor equivalent serial resistance				0.2	Ω
C_{REGP}	SR		Decoupling capacitance (Close to the pin)	V _{DD_HV_A/HV_B} /V _{SS_HV} pair		100		nF
				V _{DD LV} /V _{SS LV} pair		100		nF
C _{DEC2}	SR.		Stability capacitance regulator supply (Close to the ballast collector)	$V_{DD BV}$ V ss HV	10		40	μ F
V_{MREG}	CC I	P	Main regulator output voltage	Before trimming		1.32		\vee
				After trimming $T_A = 25 °C$	1.24	1.28	1.32	
I MREG	SR		Main regulator current provided to V _{DD LV} domain				350	mA
IMREGINT	CC	D	Main regulator module current	$I_{MREG} = 200 \text{ mA}$			$\overline{2}$	mA
			consumption	$I_{MREG} = 0$ mA			1	
VLPREG	СC	P	Low power regulator output voltage	After trimming $T_A = 25 °C$	1.225	1.25	1.275	V

Table 22. Voltage regulator electrical characteristics

Symbol		C	Parameter	Conditions ¹		Unit		
					Min	Typ	Max	
LPREG	SR.		Low power regulator current provided to V _{DD LV} domain				50	mA
LPREGINT	CС	D	Low power regulator module current $ I_{LPREG} = 15$ mA; consumption	$T_A = 55 °C$			600	μA
				$I_{LPREG} = 0$ mA; $T_A = 55 °C$		20		
VREGREF	CC	D.	Main LVDs and reference current consumption (low power and main regulator switched off)	$T_A = 55 °C$		\mathcal{P}		μA
VREDLVD12	CC		D Main LVD current consumption (switch-off during standby)	$T_A = 55 °C$		1		μA
I DD HV A	CC		D In-rush current on V_{DD-BV} during power-up				600^{3}	mA

Table 22. Voltage regulator electrical characteristics (continued)

¹ V_{DD} _{HV} $_A$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

4.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the $V_{DD_HV_A}$ and the V_{DD_LV} voltage while device is supplied:

- POR monitors $V_{DD-HV-A}$ during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DDHV} A to ensure device is reset below minimum functional supply
- LVDHV5 monitors $V_{DD-HV-A}$ when application uses device in the 5.0 V \pm 10% range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0). VDD_LV is same as PD0 supply.

NOTE

When enabled, PD2 (RAM retention) is monitored through LVD_DIGBKP.

 3 Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in ~25 steps to reach ~1.2 V V_{DDLV}. Each step peak current is within 600 mA

Figure 9. Low voltage monitor vs. Reset

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 All values need to be confirmed during device validation.

4.9 Low voltage domain power consumption

[Table 24](#page-57-0) provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Symbol		C	Parameter	Conditions ²			Value		Unit
						Min	Type ³	Max ⁴	
I_{DDMAX} ⁵			CC D RUN mode maximum average current				210	$300^{6,7}$	mA
I DDRUN	CC P		RUN mode typical average	at 120 MHz	$T_A = 25 °C$		150	200^{9}	mA
		D	current ⁸	at 80 MHz	$T_A = 25 °C$		110^{8}	150^{10}	mA
		P		at 120 MHz	$T_A = 125 °C$		180	270	mA
I DDHALT	CC	P	HALT mode current ¹¹		$T_A = 25 °C$		20	27	mA
		C			$T_A = 125 °C$		35	80	mA
IDDSTOP			CC P STOP mode current ¹²	No clocks active	$T_A = 25 °C$		400	1200	μA
		C			$T_A = 125 °C$		16	60	mA
DDSTDBY3	CC	P	STANDBY3 mode	No clocks active	$T_A = 25 °C$		50	75	μA
(96 KB RAM retained)			current ¹³		$T_A = 125 °C$		630	1200	μA
IDDSTDBY2	CC		C STANDBY2 mode	No clocks active $T_A = 25 °C$			40	70	μA
(64 KB RAM retained)		Ć	current ¹⁴		$T_A = 125 °C$		500	1100	μA
IDDSTDBY1	CC		C STANDBY1 mode	No clocks active $T_A = 25 °C$			25	65	μA
(8 KB RAM retained)			current ¹⁵		$T_A = 125 °C$		230	650	μA
Adders in LP			CC T 32 KHz OSC		$T_A = 25 °C$			5	μA
mode			4-40 MHz OSC		$T_A = 25 °C$			3	mA
			16 MHz IRC		$T_A = 25 °C$			500	μA
			128 KHz IRC		$T_A = 25 °C$			5	μA

Table 24. Low voltage power domain electrical characteristics¹

¹ Except for I_{DDMAX} and I_{DDRUN}, all the current values are total current drawn from V_{DD}_{HV}_A and V_{DD}_{HV}_B.

² V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified All temperatures are based on an ambient temperature.

- 3 Target typical current consumption for the following typical operating conditions and configuration. Process = typical, Voltage $= 1.2$ V.
- 4 Target maximum current consumption for mode observed under typical operating conditions. Process = Fast, Voltage $= 1.32$ V.
- ⁵ Running consumption is given on voltage regulator supply (V_{DDRFG}). It does not include consumption linked to I/Os toggling. This value is highly dependent on the application. The given value is thought to be a worst case value with all cores and peripherals running, and code fetched from code flash while modify operation on-going on data flash. It is to be noticed that this value can be significantly reduced by application: switch-off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
- ⁶ Higher current may sunk by device during power-up and standby exit. Please refer to in rush current in [Table 22.](#page-54-0)
- ⁷ Maximum "allowed" current is package dependent.
- ⁸ Only for the "P" classification: Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled. RUN current measured with typical application with accesses on both code flash and RAM.

Subject to change, Configuration: $1 \times e200z4d + 4$ kbit/s Cache, $1 \times e200z0h$ (1/2 system frequency), CSE, 1 \times eDMA (10 ch.), 6 \times FlexCAN (4 \times 500 kbit/s, 2 \times 125 kbit/s), 4 \times LINFlexD (20 kbit/s), 6 \times DSPI (2 \times 2 Mbit/s, 3×4 Mbit/s, 1 \times 10 Mbit/s), 16 \times Timed I/O, 16 \times ADC Input, 1 \times FlexRay (2 ch., 10 Mbit/s), 1 \times FEC (100 Mbit/s), $1 \times$ RTC, 4 PIT channels, $1 \times$ SWT, $1 \times$ STM. For lower pin count packages reduce the amount of timed I/O's and ADC channels. RUN current measured with typical application with accesses on both code flash and RAM.

¹⁰ This value is obtained from limited sample set

- ¹¹ Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz ON. 16 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but no reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3-9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]-PA[11] and PC[12]-PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication, instance: 1-7 clocks gated). RTC/API ON. PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
- ¹² Only for the "P" classification: No clock, FIRC 16 MHz OFF, SIRC128 kHz ON, PLL OFF, HPvreg OFF, LPVreg ON. All possible peripherals off and clock gated. Flash in power down mode.
- ¹³ Only for the "P" classification: LPreg ON, HPVreg OFF, 96 KB RAM ON, device configured for minimum consumption, all possible modules switched-off.
- ¹⁴ Only for the "P" classification: LPreg ON, HPVreg OFF, 64 KB RAM ON, device configured for minimum consumption, all possible modules switched-off.
- ¹⁵ LPreg ON, HPVreg OFF, 8 KB RAM ON, device configured for minimum consumption, all possible modules switched OFF.

4.10 Flash memory electrical characteristics

4.10.1 Program/Erase characteristics

[Table 25](#page-58-0) shows the code flash memory program and erase characteristics.

Table 25. Code flash memory—Program and erase specifications

						Value		
Symbol		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit
T _{dwprogram}			Double word (64 bits) program time ⁴		18	50	500	μs
${\mathsf T}_{16}$ Kpperase		C	16 KB block pre-program and erase time		200	500	5000	ms
T _{32Kpperase}			32 KB block pre-program and erase time		300	600	5000	ms
$T_{128Kpperase}$			128 KB block pre-program and erase time		600	1300	5000	ms
$\mathsf{T}_{\mathsf{eslat}}$	CCI		D Erase Suspend Latency			30	30	μs
$t_{\sf ESRT}$ 5			C Erase Suspend Request Rate	20				ms
t _{PABT}			D Program Abort Latency			10	10	μs
^t EAPT			D Erase Abort Latency			30	30	μs

¹ Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

 3 The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

5 It is Time between erase suspend resume and the next erase suspend request.

MPC5646C Microcontroller DataSheet, Rev. 5.1

[Table 26](#page-59-0) shows the data flash memory program and erase characteristics. **Table 26. Data flash memory—Program and erase specifications**

 $\frac{1}{1}$ Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

- 3 The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- ⁴ Actual hardware programming times. This does not include software overhead.
- 5 It is time between erase suspend resume and next erase suspend.

Table 27. Flash memory module life

¹ Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

					Conditions ¹	Frequency		
Symbol		C	Parameter	Code flash memory	Data flash memory	range	Unit	
^f READ	CC	P	Maximum frequency for Flash reading 5 wait states		13 wait states	$120 - 100$		
		C		4 wait states	11 wait states	$100 - 80$	MHz	
		D		3 wait states	9 wait states	$80 - 64$		
		C		2 wait states	7 wait states	$64 - 40$		
		C		1 wait states	4 wait states	$40 - 20$		
		C		0 wait states	2 wait states	$20 - 0$		

Table 28. Flash memory read access timing

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

4.10.2 Flash memory power supply DC characteristics

[Table 29](#page-60-0) shows the flash memory power supply DC characteristics on external supply.

Symbol	Parameter	Conditions ¹			Value ²		Unit
				Min	Typ	Max	
CFREAD ³	CC Sum of the current consumption on V _{DD} _{HV} A on read access	Flash memory module read $f_{CPU} = 120 MHz + 2%^{4}$	Code flash memory			33	mA
$I_{\text{DFREAD}}^{(3)}$			Data flash memory			13	
$I_{CFMOD}^{(3)}$	CC Sum of the current consumption on V _{DD HV A} (program/erase)	Program/Erase on-going while reading flash memory	Code flash memory			52	mA
I_{DFMOD} ⁽³⁾		registers $f_{CPU} = 120 MHz + 2\%$ ⁽⁴⁾	Data flash memory			13	
$I_{\text{CFLPW}}^{(3)}$	CC Sum of the current consumption on $V_{DD HV A}$ during flash memory low power mode		Code flash memory			1.1	mA
$I_{CFPWD}^{(3)}$	CC Sum of the current consumption on $V_{DD HV A}$ during flash		Code flash memory			150	μA
$I_{\text{DFPWD}}(3)$	memory power down mode		Data flash memory			150	

Table 29. Flash memory power supply DC electrical characteristics

 $1 \text{ V}_{\text{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ °C}$, unless otherwise specified.

² All values need to be confirmed during device validation.

 3 Data based on characterization results, not tested in production.

 4 f_{CPU} 120 MHz + 2% can be achieved over full temperature 125 °C ambient, 150 °C junction temperature.

4.10.3 Flash memory start-up/switch-off timings

Symbol	С	Parameter		Conditions ¹			Unit		
						Min	Typ	Max	
FLARSTEXIT	CC		D Delay for flash memory module to exit reset mode	Code flash memory				125	
				Data flash memory					
TFLALPEXIT	CC		Delay for flash memory module to exit low-power mode	Code flash memory				0.5	μs
FLAPDEXIT	CC		Delay for flash memory module to exit power-down mode	Code flash memory				30	
				Data flash memory					
FLALPENTRY	CC I		Delay for flash memory module to enter low-power mode	Code flash memory				0.5	

Table 30. Start-up time/Switch-off time

 $\frac{1}{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

4.11 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.11.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and pre-qualification tests in relation with the EMC level requested for the application.

- Software recommendations The software flowchart must include the management of runaway conditions such as:
	- Corrupted program counter
	- Unexpected reset
	- Critical data corruption (control registers)
- Pre-qualification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

4.11.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC61967-1 standard, which specifies the general conditions for EMI measurements.

Symbol		C	Parameter	Conditions			Value		
							Typ	Max	Unit
	SRI		Scan range			0.150		1000	MHz
$f_{\rm CPU}$	SR		Operating frequency				120		MHz
			$ V_{DD_LV} $ SR $ $ - $ $ LV operating voltages				1.28		V
S_{EMI}			CC T Peak level	$V_{DD} = 5 V$, T _A = 25 °C, LQFP176 package	No PLL frequency Imodulation			18	dBµ V
				Test conforming to IEC 61967-2, $fOSC = 40 MHz/fCPU = 120 MHz$	± 2% PLL frequency modulation			14^{3}	dBµ v

Table 31. EMI radiated emission measurement1,2

¹ EMI testing and I/O port waveforms per IEC 61967-1, -2, -4.

² For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

³ All values need to be confirmed during device validation.

4.11.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

4.11.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device $(3 \text{ parts} \times (n+1) \text{ supply pin})$. This test conforms to the AEC-Q100-002/-003/-011 standard.

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

³ Data based on characterization results, not tested in production.

4.11.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply over-voltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 33. Latch-up results

4.12 Fast external crystal oscillator (4–40 MHz) electrical characteristics

The device provides an oscillator/resonator driver. [Figure 10](#page-63-0) describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

[Table 34](#page-64-0) provides the parameter description of 4 MHz to 40 MHz crystals used for the design simulations.

Figure 10. Crystal oscillator and resonator connection scheme

NOTE

XTAL/EXTAL must not be directly used to drive external circuits.

Table 34. Crystal description

¹ The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

² The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).

Figure 11. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics

Table 35. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics

 $1 \text{ V}_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ °C}$, unless otherwise specified.

² All values need to be confirmed during device validation.

³ Based on ATE Cz

⁴ Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).

4.13 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.

Figure 12. Crystal oscillator and resonator connection scheme

NOTE

OSC32K_XTAL/OSC32K_EXTAL must not be directly used to drive external circuits.

Figure 13. Equivalent circuit of a quartz crystal

Table 36. Crystal motional characteristics¹

- ¹ The crystal used is Epson Toyocom MC306.
- ² This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.
- ³ Maximum ESR (R_m) of the crystal is 50 k Ω .
- ⁴ C0 Includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins.

Figure 14. Slow external crystal oscillator (32 kHz) electrical characteristics

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ Based on ATE CZ

⁴ Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

4.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

 3 PLLIN clock retrieved directly from 4-40 MHz XOSC or 16 MIRC. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .

 4 f_{CPU} 120 + 2% MHz can be achieved at 125 °C.

4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device and can also be used as input to PLL.

Symbol		С	Parameter	Conditions ¹		Unit		
					Min	Typ	Max	
^T FIRC			CC P Fast internal RC oscillator high frequency	$T_A = 25 °C$, trimmed		16		MHz
	SR				12		20	
$I_{\text{FIRCRUN}}^{3,}$			CC T Fast internal RC oscillator high frequency current in running Imode	$T_A = 25 °C$, trimmed			200	μA
FIRCPWD	CCI		D Fast internal RC oscillator high frequency current in power down mode	$T_A = 25 °C$			100	nA
		D		$T_A = 55 °C$			200	nA
		D		$T_A = 125 °C$				μA

Table 39. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol		C	Parameter	Conditions ¹		Value ²			Unit
						Min	Typ	Max	
FIRCSTOP			CC T Fast internal RC oscillator high	$T_A = 25 °C$	$sysclk = off$		500		μA
			frequency and system clock current in stop mode		syscl $k = 2$ MHz		600		
					syscl $k = 4$ MHz		700		
					$sysclk = 8 MHz$		900		
					$sysclk = 16 MHz$		1250		
T _{FIRCSU}	CC I		C Fast internal RC oscillator	$T_A = 55 °C$	$V_{DD} = 5.0 V \pm 10\%$		2.0 5 2.0 5	μs	
			start-up time		$V_{DD} = 3.3 V \pm 10\%$				
					$T_A = 125 °C$ $V_{DD} = 5.0 V \pm 10 \%$				
					$V_{DD} = 3.3 V \pm 10\%$				
Δ FIRCPRE			CC C Fast internal RC oscillator precision after software trimming of f_{FIRC}	$T_A = 25 °C$		-1		$+1$	$\%$
Δ FIRCTRIM			CC C Fast internal RC oscillator trimming step	$T_A = 25 °C$			1.6		$\%$
Δ FIRCVAR			CC C Fast internal RC oscillator variation over temperature and supply with respect to f _{FIRC} at $T_A = 25$ °C in high-frequency configuration			-5		$+5$	$\%$

Table 39. Fast internal RC oscillator (16 MHz) electrical characteristics

 $\frac{1}{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

 3 This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz low power internal RC oscillator. This can be used as the reference clock for the RTC module.

Table 40. Slow internal RC oscillator (128 kHz) electrical characteristics (continued)

 $\frac{1}{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

 3 This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.17 ADC electrical characteristics

4.17.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).

NOTE

Due to ADC limitations, the two ADCs cannot sample a shared channel at the same time i.e., their sampling windows cannot overlap if a shared channel is selected. If this is done, neither of the ADCs can guarantee their conversion accuracies.

Figure 15. ADC_0 characteristic and error definitions

4.17.1.1 Input impedance and ADC accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device, can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source. A real filter, can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC Filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being CS and $Cp₂$ substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive
path to ground. For instance, assuming a conversion rate of 1MHz, with CS+Cp₂ equal to 3pF, a resistance of 330K Ω is obtained (Reqiv = $1 / (fc*(CS+Cp_2))$, where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on $CS+Cp_2$) and the sum of $R_S + R_F$, the external circuit must be designed to respect the following relation

Eqn. 4

$$
V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2} \text{LSB}
$$

The formula above provides a constraint for external network design, in particular on resistive path.

Figure 16. Input equivalent circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} initially charged at the source voltage V_A (refer to the equivalent circuit reported in [Figure 16](#page-72-0)): when the sampling phase is started (A/D switch close), a charge sharing phenomena is installed.

Figure 17. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance C_{p1} and C_{p2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged):considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call C_P = C_{P1} + C_{P2}), the two capacitances C_P and C_S are in series, and the time constant is

$$
\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}
$$

This relation can again be simplified considering C_S as an additional worst condition. In reality, transient is faster, but the A/D converter circuitry has been designed to be robust also in very worst case : the sampling time T_s is always much longer than the internal time constant.

$$
\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \cdot T_S
$$

The charge of C_{P1} and C_{P2} is redistributed on C_S , determining a new value of the voltage V_{A1} on the capacitance according to the following equation

$$
V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})
$$

• A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance RL: again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

$$
\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})
$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraints on R_L sizing is obtained:

$$
8.5 \bullet \tau_2 = 8.5 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < T_S
$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . The following equation must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 10

Eqn. 5

Eqn. 6

Eqn. 7

Eqn. 8

Eqn. 9

$$
V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)
$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (T_S) . The filter is typically designed to act as anti-aliasing

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S, which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $R_F C_F$ is definitively much higher than the sampling time T_s , so the charge level on C_s cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S:

Eqn. 11

$$
\frac{V_{A}}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_{F} + C_{S}}{C_{P1} + C_{P2} + C_{F}}
$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

4.17.1.2 ADC electrical characteristics

Table 41. ADC input leakage current

Table 42. ADC conversion characteristics (10-bit ADC_0)

Symbol		C	Parameter	Conditions ¹			Value	Unit	
						Min	Typ	Max	
R_{SW2}	CC	D	Internal resistance of analog source					2	$k\Omega$
R_{AD}	CC	D	Internal resistance of analog source					$\overline{2}$	$k\Omega$
I_{INJ}	SR		Input current Injection Current	$V_{DD} =$ $3.3 V \pm 10%$ injection on		-5		5	mA
				one ADC 0 input, different from the converted one	$V_{DD} =$ $5.0 V \pm 10%$	-5		5	
$ $ INL $ $	CC	\top	Absolute value for integral non-linearity	No overload			0.5	1.5	LSB
DNL	CC	\top	Absolute differential non-linearity	No overload			0.5	1.0	LSB
$ $ OFS $ $	СC	\top	Absolute offset error				0.5		LSB
GNE	CC	T	Absolute gain error				0.6		LSB
TUEP	CC	P	Total unadjusted	Without current injection		-2	0.6	$\overline{2}$	LSB
		T	$error7$ for precise channels, input only bins	With current injection		-3		3	
TUEX	CC	T	Total unadjusted	Without current injection With current injection		-3	$\mathbf{1}$	3	LSB
		T	$error(7)$ for extended channel			-4		$\overline{4}$	

Table 42. ADC conversion characteristics (10-bit ADC_0) (continued)

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² Analog and digital V_{SS} _{HV} must be common (to be tied together externally).

 3 V_{AINx} may exceed V_{SS_ADC0} and V_{DD_ADC0} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

 4 During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC0-S} . After the end of the sample time t_{ADCO-S} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{ADC0} s depend on programming.

 5 This parameter does not include the sample time t_{ADC0 S}, but only the time for determining the digital result and the time to load the result's register with the conversion result

⁶ Refer to ADC conversion table for detailed calculations.

 7 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

Figure 19. ADC_1 characteristic and error definitions

Symbol			Conditions ¹				
		Parameter		Min	Typ	Max	Unit
$\rm V_{DD_ADC1}^3$	SR	Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground $(V_{SS HV})$		$V_{DD_HV_A}$ – 0.1		$V_{DD_HV_A}$ + 0.1	V
$V_{\text{AlNx}}^{3,4}$	SR	Analog input voltage ⁵		$V_{SS ADC1} - 0.1$		$V_{DD_\text{ADC1}} + 0.1$	V
f_{ADC1}	SR	ADC_1 analog frequency		$8 + 2%$		$32 + 2%$	MHz
t _{ADC1_PU}	SR	ADC_1 power up delay	1.5			μs	
$t_{\text{ADC1_S}}$	CC	Sample time ⁶ VDD=5.0 V		440			ns
		Sample time ⁽⁶⁾ $VDD=3.3 V$		530			
t_{ADC1_C}	CC	Conversion time ^{7, 8} VDD=5.0 V	$f_{ADC1} = 32 \text{ MHz}$	\overline{c}			
		Conversion time ^{(7),} (6) $VDD = 5.0 V$	$f_{ADC 1} = 30$ MHz	2.1			μs
		Conversion time ^{(7),} (6) $VDD=3.3 V$	$f_{ADC 1} = 20$ MHz	3			
		Conversion time ^{(7),} (6) $VDD = 3.3 V$	$f_{ADC1} = 15 MHz$	3.01			
C_S	CC	ADC_1 input sampling capacitance		5			pF
C_{P1}	CC	ADC_1 input pin capacitance 1			3		pF
C_{P2}	CC	ADC_1 input pin capacitance 2			1		pF
C_{P3}	CC	ADC 1 input pin capacitance 3			1.5		pF
R_{SW1}	CC	Internal resistance of analog source		$\mathbf{1}$			$k\Omega$
R_{SW2}	CC	Internal resistance of analog source		\overline{c}			k Ω
$\rm R_{AD}$	CC	Internal resistance of analog source				0.3	kΩ

Table 43. Conversion characteristics (12-bit ADC_1) (continued)

Symbol			Conditions ¹					
		Parameter			Min	Typ	Max	Unit
I_{INJ}	SR	Input current Injection	Current injection on one ADC 1 input, different from the converted lone	$V_{DD} = 3.3$ $V \pm 10\%$	-5		5	mA
				$V_{DD} = 5.0$ $V \pm 10%$	-5		5	
INLP	CC	Absolute Integral non-linearity-Precis e channels		No overload		1	3	LSB
INLS	CC	Absolute Integral non-linearity- Standard channels		No overload		1.5	5	LSB
DNL	CC	Absolute Differential non-linearity		No overload		0.5	$\mathbf{1}$	LSB
OFS	CC	Absolute Offset error				$\overline{2}$		LSB
GNE	CC	Absolute Gain error-				\overline{c}		LSB
TUEP ⁹	CC	Total Unadjusted Error for precise channels, input only pins						
			Without current injection		-6		6	LSB
				With current injection	-8		8	LSB
TUES $^{(9)}$	CC	Total Unadjusted Error for standard channel						
			Without current injection		-10		10	LSB
		With current injection		-12		12	LSB	

Table 43. Conversion characteristics (12-bit ADC_1) (continued)

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² Analog and digital V_{SS} _{HV} must be common (to be tied together externally).

 3 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DDHV} B domain hence VDD_HV_ADC1 should be within ±100 mV of VDD_HV_B when these channels are used for ADC_1.

⁴ VDD_HV_ADC1 can operate at 5V condition while $V_{DD_HV_B}$ can operate at 3.3V provided that ADC_1 channels coming from $V_{DD-HV-B}$ domain are limited in max swing as $V_{DD-HV-B}$.

 $5 \text{ V}_{\text{AINX}}$ may exceed $\text{V}_{\text{SS}_\text{ADC1}}$ and $\text{V}_{\text{DD}_\text{ADC1}}$ limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.

 6 During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC1-S} . After the end of the sample time t_{ADC1-S} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{ADC1} s depend on programming.

 7 Conversion time = Bit evaluation time + Sampling time + 1 Clock cycle delay.

⁸ Refer to ADC conversion table for detailed calculations.

⁹ Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

4.18 Fast Ethernet Controller

MII signals use CMOS signal levels compatible with devices operating at 3.3 V. Signals are not TTL compatible. They follow the CMOS electrical characteristics.

4.18.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the RX_CLK frequency in 2:1 mode and two times the RX_CLK frequency in 1:1 mode.

Spec	Characteristic	Min	Max	Unit
M1	RXD[3:0], RX_DV, RX ER to RX CLK setup	5		ns
M ₂	RX CLK to RXD[3:0], RX_DV, RX ER hold	5		ns
M ₃	RX CLK pulse width high	35%	65%	RX CLK period
M4	RX CLK pulse width low	35%	65%	RX CLK period

Table 44. MII Receive Signal Timing

Figure 20. MII receive signal timing diagram

4.18.2 MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the TX_CLK frequency in 2:1 mode and two times the TX CLK frequency in 1:1 mode.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the Fast Ethernet Controller (FEC) chapter of the MPC5646C Reference Manual for details of this option and how to enable it.

 1 Output pads configured with SRE = 0b11.

Figure 21. MII transmit signal timing diagram

4.18.3 MII Async Inputs Signal Timing (CRS and COL)

Table 46. MII Async Inputs Signal Timing¹

¹ Output pads configured with $SRE = 0b11$.

Figure 22. MII async inputs timing diagram

4.18.4 MII Serial Management Channel Timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

 $\frac{1}{1}$ Output pads configured with SRE = 0b11.

Figure 23. MII serial management channel timing diagram

4.19 On-chip peripherals

4.19.1 Current consumption

Table 48. On-chip peripherals current consumption¹

¹ Operating conditions: $T_A = 25 \degree C$, $f_{\text{periph}} = 8 \text{ MHz}$ to 120 MHz.
² f_{periph} is in absolute value.

4.19.2 DSPI characteristics

Table 49. DSPI timing

Table 49. DSPI timing (continued)

 1 This value of this parameter is dependent upon the external device delays and the other parameters mentioned in this table.

² The maximum value is programmable in DSPI_CTAR*n* [PSSCK] and DSPI_CTAR*n* [CSSCK]. For MPC5646C, the spec value of t_{CSC} will be attained only if T_{DSPI} x PSSCK x CSSCK > Δt_{CSC} .

³ The maximum value is programmable in DSPI_CTAR*n* [PASC] and DSPI_CTAR*n* [ASC]. For MPC5646C, the spec value of t_{ASC} will be attained only if T_{DSPI} x PASC x ASC > Δt_{ASC} .

 4 The parameter value is obtained from t_{SUSS} and t_{SUO} for slave.

- ⁵ This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b00.
- ⁶ For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 0) is -2 ns.
- $\frac{7}{7}$ For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 0) is -2 n.
- ⁸ For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 1) is -2 ns.

Figure 24. DSPI classic SPI timing–master, CPHA = 0

Figure 25. DSPI classic SPI timing–master, CPHA = 1

Figure 26. DSPI classic SPI timing–slave, CPHA = 0

Figure 27. DSPI classic SPI timing–slave, CPHA = 1

Figure 28. DSPI modified transfer format timing–master, CPHA = 0

Figure 29. DSPI modified transfer format timing–master, CPHA = 1

Figure 30. DSPI modified transfer format timing–slave, CPHA = 0

Figure 31. DSPI modified transfer format timing–slave, CPHA = 1

Figure 32. DSPI PCS strobe (PCSS) timing

4.19.3 Nexus characteristics

Table 50. Nexus debug port timing¹

1 JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at $V_{\rm DDE}$ = 4.0 – 5.5 V, $T_A = T_L$ to T_H , and $C_L = 30$ pF with SRC = 0b11.

² MCKO can run up to 1/2 of full system frequency. It can also run at system frequency when it is <60 MHz.

³ MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.

⁴ The system clock frequency needs to be three times faster than the TCK frequency.

Figure 33. Nexus output timing

Figure 34. Nexus TDI, TMS, TDO timing

4.19.4 JTAG characteristics

Figure 35. Timing diagram - JTAG boundary scan

Package characteristics

5 Package characteristics

- **5.1 Package mechanical data**
- **5.1.1 176 LQFP package mechanical drawing**

Package characteristics

Figure 36. 176 LQFP mechanical drawing (Part 1 of 3)

Package characteristics

Figure 37. 176 LQFP mechanical drawing (Part 2 of 3)

	NOTES:											
	1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.											
	2. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION, DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THEN 0.08MM. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07MM FOR 0.4MM AND 0.5MM PITCH PACKAGES.											
DIM		MIN.	NOM	MAX	DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
A		$---$		1.6	L1		1 REF					
A1		0.05		0.15	R1	0.08						
А2		1.35	1.4	1.45	R ₂	0.08		0.2				
b		0.17	0.22	0.27	S	0.2 REF						
b1		0.17	0.2	0.23	Θ	0°	3.5°	7°				
C		0.09		0.2	01	0°						
c1		0.09		0.16	θ2	11°	12°	13°				
D			26 BSC		θ 3	11 [°]	12°	13"				
D1			24 BSC									
е			0.5 BSC									
Е			26 BSC									
E1			24 BSC			UNIT		DIMENSION AND				REFERENCE DOCUMENT
L		0.45 0.6 0.75 MM					TOLERANCES ASME Y14.5M			$64 - 06 - 280 - 1392$		
TITLE:				LQFP 176LD								
24X24X1.4 PKG 0.5 PITCH POD 2mm FOOTPRINT						SHEET				3		

Figure 38. 176 LQFP mechanical drawing (Part 3 of 3)

5.1.2 208 LQFP package mechanical drawing

Figure 39. 208 LQFP mechanical drawing (Part 1 of 3)

Package characteristics

Figure 40. 208 LQFP mechanical drawing (Part 2 of 3)

NOTES

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994. 1 .
- $\overline{2}$. DIMENSIONS IN MILLIMETERS.
- DATUMS L, M AND N TO BE DETERMINED AT THE SEATING PLANE, DATUM T. 3.
- $\angle 4$ DIMENSIONS TO BE DETERMINED AT SEATING PLANE, DATUM T.

DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM
SPACE BETWEEN PROTRUSION AND ADJACENT LEAD 0.07.

Figure 41. 208 LQFP mechanical drawing (Part 3 of 3)

5.1.3 256 MAPBGA package mechanical drawing

Figure 42. 256 MAPBGA mechanical drawing (Part 1 of 2)

Package characteristics

Figure 43. 256 MAPBGA mechanical drawing (Part 2 of 2)

Ordering information

6 Ordering information

Figure 44. Commercial product code structure
7 Revision history

[Table 52](#page-108-0) summarizes revisions to this document.

Table 52. Revision history

Revision history

Revision	Date	Changes
3	28 April 2011	• Replaced VIL min from -0.4 V to -0.3 V in the following tables: - I/O input DC electrical characteristics - Reset electrical characteristics
		- Fast external crystal oscillator (4 to 40 MHz) electrical characteristics
		• Updated Crystal oscillator and resonator connection scheme figure
		• Specified NPN transistor as the recommended BCP68 transistor throughout the document
		• Code and Data flash memory-Program and erase specifications tables:
		Renamed the parameter t _{ESUS to} T _{eslat} • Revised the footnotes in the "Functional port pin descriptions" table.
		• In the "System pin descriptions" table, added a footnote to the A pads regarding
		not using IBE. For ports PB[12-15], changed ANX to ADC0_X.
		• Revised the presentation of the ADC functions on the following ports:
		PB[4-7]
		PD[0-11] • ADC conversion characteristics (10-bit ADC_0) table and Conversion
		characteristics (12-bit ADC_1) table- Updated footnote 5 and 7 respectively for the definition of the conversion time.
		• Data flash memory—Program and erase specifications: Updated T _{wprogram} to 500
		μ s and T _{16Kpperase} to 500 μ s. Corrected Teslat classification from "C" to "D". • Code flash memory-Program and erase specifications: Corrected Teslat classification from "C" to "D".
		• Flash Start-up time/Switch-off time: Changed T _{FLARSTEXIT} classification from "C" to "D".
		• Functional port pin description: Added a footnote at the PB [9] port pin.
		• Absolute maximum ratings table: Added footnote 1.
		• Low voltage power domain electrical characteristics table: Updated IDDHALT, IDDSTOP, IDDSTBY3, IDDSTDBY2, IDDSTDBY1.
		• Slow external crystal oscillator (32 kHz) electrical characteristics table: Updated
		9mSXOSC, VSXOSC, ISXOSCBIAS and ISXOSC. • FMPLL electrical characteristics table: Updated $\Delta t_{\text{LT,JIT}}$
		• Fast internal RC oscillator (16 MHz) electrical characteristics table: Updated TFIRCSU and IFIRCPWD.
		• MII serial management channel timing table: Updated M12
		• JTAG characteristics table: Updated t _{TDOV}
		• Low voltage monitor electrical characteristics table: Updated VLVDHV3H, VLVDHV3L, VLVDHV5H, VLVDHV5L.
		• DSPI electricals table: Updated spec 1, 5, 6. Updated footnote 2 and 3. Added Δt_{CSC} , Δt_{ASC} , t_{SUSS} , t_{HSS}
		• IO consumption table: Updated all parameter values.
		• DSPI electricals: Updated $\Delta t_{\rm CSC}$ max to 115 ns.
		• Low voltage power domain electrical characteristics table: Added footnote 9. • ADC electrical characteristics: Added 2 notes above 10-bit and 12-bit conversion tables.

Table 52. Revision history (continued)

Revision history

NOTE

This revision history uses clickable cross-references for ease of navigation. The numbers and titles in each cross-reference are relative to the latest published release.

Appendix A Abbreviations

[Table 53](#page-112-0) lists abbreviations used but not defined elsewhere in this document.

Table 53. Abbreviations

Abbreviations

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2010-2012. All rights reserved.

MPC5646C Rev. 5.1 08/2012

