

512K/256K x36 SYNCHRONOUS DUAL QDR-IITM PRELIMINARY DATASHET
IDT70P3537
IDT70P3517


Features

- ◆ 18Mb Density (512K x 36)
 - Also available 9Mb Density (256K x 36)
- QDR-II x 36 Burst-of-2 Interface
 - Commercial: 233MHz. 250MHz
- Two independent ports
 - True Dual-Port Access to common memory
- Separate, Independent Read and Write Data Buses on each Port
 - Supports concurrent transactions
- Two-Word Burst on all DPRAM accesses
- DDR (Double Data Rate) Multiplexed Address Bus
 - One Read and One Write request per clock cycle
- ◆ DDR (Double Data Rate) Data Buses
 - Four word burst data (Two Read and Two Write) per clock on

each port

- Four word transfers each of Read & Write per clock cycle per port (four word bursts on 2 ports)
- Octal Data Rate
- ◆ Port Enable pins (E₀,E¹) for depth expansion
- ◆ Dual Echo Clock Output with DLL-based phase alignment
- High Speed Transceiver Logic inputs
 - scaled to receive signals from 1.4V to 1.9V
- Scalable output drivers
 - Drives HSTL, 1.8V TTL or any voltage level from 1.4V to 1.9V
 - Output impedance adjustable from 35 ohms to 70 ohms
- 1.8V Core Voltage (VDD)
- 576-ball Flip Chip BGA (25mm x 25mm, 1.0mm ball pitch)
- ◆ JTAG Interface IEEE 1149.1 Compliant

Functional Block Diagram



NOTES:

- 1. Input pin to adjust the device outputs to the system data bus impedance.
- 2. Address A17 is a INC for IDT70P3517. Disabled input pin (Diode tied to VDD and Vss).

January 29, 2009

Pin Configuration

70P3537 70P3517 RM-576 Ball Flip Chip BGA Top View

	K	<u> </u>	A1 BAL	L PAD (CORNE	R																			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
Α	Vss	O Vss	O ZQr	O Vss	O Vss	O VDDQR	O A2r	O A3r	O rr	O BW OR	O E0r	O Vdd	O Vrefr	O BW 3R	O A8r	O A9r	O A14R	O A15R	O VDDQR	O Vss	O mrst	DOFFR	O Vss	O Vss	^
В	O Vss	O D17R	O Vss	O VDDQR	O Depth	O Vss	O EPo	O A4r	O A5r	O BW 1R	O E1r	O Vss	O Vdd	O BW 2R	O W R	O A12R	O A13R	O	O Vss	O Vss	O Vss	O Vddqr	O D35r	O Vss	В
С	O D16R	O D15R	O VDDQR	O Q17R	O Vss	O VDDQR	O A0r	O A1R	O A6R	O A7r	O KR	O Kr	O CR	O CR	O A10R	O A11R	O A16R	O A17R	O VDDQR	O VDDQR	O Q35R	O Vss	O D33R	O D34R	С
D	O D14R	O D13R	O Vss	O Q15R	O Q16R	O Vss	O VDDQR	O Vss	O VDDQR	O Vss	O VDDQR	O Vss	O Vss	O VDDQR	O Vss	O VDDQR	O Vss	O VDDQR	O Vss	O Q34R	Q33R	O VDDQR	O D31R	O D32R	D
E	O D12R	O D11R	O VDDQR	O Q13R	O Q14R	O VDDQR	O	O VDDQR	O Vss	O VDD	O Vss	O VDD	O VDD	O Vss	O VDD	O	O VDDQR	O Vss	O VDDQR	O Q32R	O Q31R	O Vss	O D29R	O D30R	E
F	O Vss	O D10R	O Vss	O Q11R	O Q12R	O	O VDDQR	O Vss	O VDD	O Vss	O VDD	O Vss	O	O VDD	O Vss	O VDD	O Vss	O VDDQR	O Vss	Q30R	O Q29R	O VDDQR	O D27R	O D28R	F
G	O VREFR	O Vss	O VDDQR	Q9R	O Q10R	O VDDQR	O	O VDDQR	O	O VDD	O Vss	O VDD	O VDD	O Vss	O VDD	O	O VDDQR	O Vss	O VDDQR	O Q28R	O Q27R	O Vss	O D26R	O Vss	G
Н	O D9R	O D8R	O Vss	O Q8R	O CQR	O Vss	O VDDQR	O Vss	O Vdd	O Vss	O Vdd	O Vss	O Vss	O Vdd	O Vss	O Vdd	O Vss	O Vddqr	O Vss	O CQR	O Q26R	O Vddqr	O Vss	O Vrefr	н
J	O D7R	O D6R	O VDDQR	O Q6R	O Q7R	O VDDQR	O Vss	O VDDQR	O Vss	O VDD	O Vss	O VDD	O Vdd	O Vss	O Vdd	O Vss	O VDDQR	O Vss	O VDDQR	O Q25R	O Q24R	O Vss	O D24R	O D25R	J
K	O D5R	O D4R	O Vss	O Q4R	O Q5R	O Vss	O VDDQR	O Vss	O VDD	O Vss	O VDD	O Vss	O Vss	O VDD	O Vss	O VDD	O Vss	O VDDQR	O Vss	O Q23R	O Q22R	O VDDQR	O D22R	O D23R	к
L	O D3R	O D2R	O VDDQR	O Q2R	Q3R	O VDDQR	O Vss	O VDDQR	O Vss	O VDD	O Vss	O VDD	O VDD	O Vss	O	O	O VDDQR	O Vss	O VDDQR	O Q21R	O Q20R	O Vss	O D20R	O D21R	L
M	O D1R	O D0R	O Vss	O Q0r	O Q1R	O Vss	O VDDQR	O Vss	O VDD	O Vss	O VDD	O Vss	O Vss	O VDD	O Vss	O VDD	O Vss	O VDDQR	O Vss	O Q19R	O Q18R	O VDDQR	O D18R	O D19R	М
N	O D16L	O D17L	O VDDQL	O Q17L	O Q16L	O VDDQL	O Vss	O VDDQL	O Vss	O VDD	O Vss	O VDD	O VDD	O Vss	O	O Vss	O VDDQL	O Vss	O VDDQL	O Q34L	O Q35L	O Vss	O D35L	O D34L	N
Р	O D14L	O D15L	O Vss	O Q15L	O Q14L	O Vss	O VDDQL	O Vss	O VDD	O Vss	O VDD	O Vss	O Vss	O VDD	O Vss	O VDD	O Vss	O VDDQL	O Vss	O Q32L	O Q33L	O VDDQL	O D33L	O D32L	Р
R	O D12L	O D13L	O VDDQL	O Q13L	O Q12L	O VDDQL	O Vss	O VDDQL	O Vss	O VDD	O Vss	O VDD	O VDD	O Vss	O	O Vss	O VDDQL	O Vss	O VDDQL	Q30L	O Q31L	O Vss	O D31L	O D30L	R
т	O D10L	O D11L	O Vss	O Q11L	O Q10L	O Vss	O Vddql	O Vss	O VDD	O Vss	O Vdd	O Vss	O Vss	O VDD	O Vss	O Vdd	O Vss	O Vddql	O Vss	O Q28L	O Q29L	O VDDQL	O D29L	O D28L	Т
U	O VREFL	O Vss	O VDDQL	Q9L	O CQL	O VDDQL	O Vss	O VDDQL	O Vss	O VDD	O Vss	O Vdd	O VDD	O Vss	O Vdd	O Vss	O VDDQL	O Vss	O VDDQL	COL	O Q27L	O Vss	O D27L	O D26L	U
V	O Vss	O D9L	O Vss	O Q8L	O Q7L	O Vss	O VDDQL	O Vss	O VDD	O Vss	O VDD	O Vss	O Vss	O VDD	O Vss	O VDD	O Vss	O VDDQL	O Vss	O Q25L	Q26L	O Vddql	O Vss	O VREFL	v
w	O D7L	O D8L	O VDDQL	O Q6L	Q5L	O VDDQL	O	O VDDQL	O Vss	O VDD	O Vss	O VDD	O VDD	O Vss	O	O Vss	O VDDQL	O Vss	O VDDQL	O Q23L	O Q24L	O Vss	O D25L	O Vss	w
Υ	O D5L	O D6L	O	O Q4L	Q3L	O Vss	O VDDQL	O Vss	O VDD	O Vss	O VDD	O Vss	O	O VDD	O	O VDD	O	O VDDQL	O	O Q21L	O Q22L	O VDDQL	O D24L	O D23L	Y
AA	O D3L	O D4L	O VDDQL	O Q2L	0	O VDDQL	O Vss	O VDDQL	O Vss	O VDDQL	O Vddql	O	O Vss	0	O VDDQL	O Vss	O VDDQL	O Vss	O VDDQL	O Q19L	O Q20L	O Vss	O D22L	O D21L	АА
AB	O D1L	O D2L	O	Q0L	VDDQL	0	O A0L	O A1L	O A6L	O A7L	O	O KL	O	O _{CL}	O A10L	O A11L	O A16L	O A17L	O Vss	VDDQL	Q18L	O VDDQL	0	O D19L	АВ
AC	O	O D0L	O VDDQL	O Vss	O	O VDDQL	O EP1	O A4L	O A5L	O BW 1L	O E1L	O VDD	O Vss	O BW 2L	O W L	O A12L	O A13L	O	O VDDQL	O Vss	VDDQL	DOFFL	O D18L	O Vss	AC
AD	O Vss	O Vss	O ZQL	O Vss	O	O Vss	O A2L	O A3L	O	O BW OL	O E0L	O VREFL	O VDD	O BW 3L	O A8L	O A9L	O A14L	O A15L	O Vss	O	O	O	O Vss	O Vss	AD
	1	2	3	4	5	6	7	8 8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
																								5677 drw	

NOTE:

1. The package is 25mm x 2.5mm x 2.5mm with 1.0mm ball pitch; the customer will have to provide external airflow of 100LFM (0.5m/s) or higher at 250MHz.

Functional Description

As a memory standard, the (Quad Data Rate) QDR-II SRAM interface has become increasingly common in high performance networking systems. With the QDR-II interface/configuration, memory throughput is increased without increasing the clock rate via the use of two unidirectional buses on each of providing 2 ports of QDR-II makes this a Dual-QDRII Static Ram two ports to transfer data without the need for bus turnaround.

Dual QDR-II Static RAMs are high speed synchronous memories supporting two independent double-data-rate (DDR) read and write data ports. This scheme allows simultaneous read and write access for the maximum device throughput - two data items are passed with each read or write. Four data word transfers occur per clock cycle, providing quad-data-rate (QDR) performance on each port. Comparing this with standard SRAM common I/O single data rate (SDR) devices, a four to one increase in data access is achieved at equivalent clock speeds. IDT70P3537/70P3517 Dual QDR-II Static RAM devices, are capable of sustaining full bandwidth on both the input and output buses simultaneously. Using independent buses for read and write data access simplifies design by eliminating the need for bidirectional buses. And all data are in two word bursts, (with addressing capability to the burst level).

Devices with QDR-II interfaces include network processor units (NPUs) and field programmable gate arrays (FPGAs).

IDT70P3537/70P3517 Dual QDR-II Static RAMs support unidirectional 36-bit read and write interfaces. These data inputs and outputs operate simultaneously, thus eliminating the need for highspeed bus turnarounds (i.e. no dead cycles are present). Access to each port is accomplished using a common 18-bit address bus (17 bits for IDT70P3517). Addresses for reads and writes are latched on rising edges of the K and \overline{K} input clocks, respectively. The K and \overline{K} clocks are offset by 90 degrees or half a clock cycle. Each address location is associated with two 36-bit data words that burst sequentially into or out of the device. Since data can be transferred into and out of the device on every rising edge of the K and \overline{K} clocks, memory bandwidth is maximized while simplifying overall design through the elimination of bus turnaround(s). IDT70P3537/70P3517 Dual QDR-II Static RAMs can support devices in a multi-drop configuration (i.e. multiple devices connected to the same interface). Through this capability, system designers can support compatible devices such as NPUs and FPGAs on the same bus at the same time.

Using independent ports for read and write access simplifies design by eliminating the need for bidirectional buses. All buses associated with Dual QDR-II Static RAMs are unidirectional and can be optimized for signal integrity at very high bus speeds. The Dual QDR-II Static RAM has scalable output impedance on its data output bus and echo clocks allowing the user to tune the bus for low noise and high performance.

IDT70P3537/70P3517 Dual QDR-II Static RAMs have a single DDR address bus per port with multiplexed read and write addresses. All read addresses are received on the first half of the clock cycle and all write addresses are received on the second half of the clock cycle. The byte write signals are received on both halves of the clock cycle simultaneously with the data they are controlling on the data input bus.

The Dual QDR-II Static RAM device has echo clocks, which provide the user with a clock that is precisely timed to the data output

and tuned with matching impedance and signal quality. The user can use the echo clock for downstream clocking of the data. For the user, echo clocks eliminate the need to produce alternate clocks with precise timing, positioning, and signal qualities to guarantee data capture. Since the echo clocks are generated by the same source that drives the data output, the relationship to the data is NOT significantly affected by external parameters such as voltage, temperature, and process as would be the case if the clock were generated by an outside source. Thus the echo clocks are guaranteed to be synchronized with the data.

All interfaces of Dual QDR-II Static RAMs are HSTL, allowing speeds beyond SRAM devices that use any form of TTL interface. The interface can be scaled to higher voltages (up to 1.9V) to interface with 1.8V systems, if necessary. The device has VDDQ pins and a separate Vref, allowing the user to designate the interface operational voltage independent of the device core voltage of 1.8V VDD. Output impedance control pins allow the user to adjust the drive strength to adapt to a wide range of loads and transmission lines.

Clocking

The IDT70P3537/3517 has two sets of input clocks for both the input and output, the K, \overline{K} clocks and the C, \overline{C} clocks. In addition, the IDT70P3537/3517 has an output "echo" clock pair, CQ and \overline{CQ} .

The K and \overline{K} clocks are the primary device input clocks. The K clock is used to clock in the control signals (\overline{R} , \overline{W} , E[1:0], \overline{BW} 0-3), the read address, and the first word of the data burst (D[35:0]) during a write operation. The \overline{K} clock is used to clock in the control signals (\overline{BW} 0-3, E[1:0]), write address and the second word of the data burst during a write operation (D[35:0]). In the event that the user disables the C and \overline{C} clocks, the K and \overline{K} clocks will also be used to clock the data out of the output register and generate the echo clocks. The K and \overline{K} , C and \overline{C} , CQ and \overline{CQ} , pairs are offset by half a clock cycle from each other.

The C and \overline{C} clocks may be used to clock the data out of the output register during read operations and to generate the echo clocks. C and \overline{C} must be presented to the memory within the timing tolerances as shown in the AC Electrical Characteristics Table (Page 12). The output data from the IDT70P3537/70P3517 will be closely aligned to the C and \overline{C} input, through the use of an internal DLL. When \overline{C} is presented to the IDT70P3537/70P3517 the DLL will have already internally clocked the data to arrive at the device output simultaneously with the arrival of the \overline{C} clock. The C and second data item of the burst will also correspond.

Single Clock Mode

The IDT70P3537/70P3517 may be operated with a single clock pair. C and \overline{C} may be disabled by tying both signals high, forcing the outputs and echo clocks to be controlled instead by the K and \overline{K} clocks.

DLL Operation

The DLL in the output structure of the IDT70P3537/70P3517 can be used to closely align the incoming clocks C and \overline{C} with the output of the data, generating very tight tolerances between the

two. The user may disable the DLL by holding \overline{D} OFF low. With the DLL off, the C and \overline{C} (or K and \overline{K} , if C and \overline{C} are not used) will directly clock the output register of the IDT70P3537/70P3517. With the DLL off, there will be a propagation delay from the time the clock enters the device until the data appears at the output. QDR-II becomes QDRITM with DLL off. First data out is referenced to C instead of \overline{C} .

Echo Clock

The echo clocks, CQ and \overline{CQ} , are generated by the C and \overline{C} clocks (or K, \overline{K} if C, \overline{C} are disabled). The rising edge of C generates the rising edge of CQ, and the falling edge of \overline{CQ} . The rising edge of \overline{CQ} and the falling edge of CQ. This scheme improves the correlation of the rising and falling edges of the echo clock and will improve the duty cycle of the individual signals.

The echo clock is very closely aligned with the data, guaranteeing that the echo clock will remain closely correlated with the data, within the tolerances designated.

Normal QDR-II Read and Write Operations

The IDT70P3537/70P3517 Dual QDR-II Static RAM supports QDR-II burst-of-two read/write operations. Read operations are initiated by holding the read port select (\overline{R}) low, and presenting the read address to the address port during the rising edge of K which will latch the address. Data is delivered after the next rising edge of the next \overline{K} (t + 1), using C and \overline{C} as the output timing references; or K and \overline{K} , if C and \overline{C} are tied high.

The write operation is a standard QDR-II burst-of-two write operation, except the data is not available to be read until the next clock cycle (this is one cycle later than standard QDR-II SRAM).

Normal QDR write cycles are initiated by holding the write port select (W) low at K rising edge. Also, the Byte Write inputs (BW0-3), designating which bytes are to be written, need to be held low for both the K and \overline{K} clocks. On the rising edge of K the first word of the data must also be present on the data input bus D[35:0] observing the designated set up times. Upon the rising edge of K the first word of the burst will be latched into the input register. After K has risen, and the designated hold times observed, the second half of the clock cycle is initiated by presenting the write address to the address bus A[X:0], the BW0-3 inputs for the second data word of the burst, and the second data item of the burst to the data bus D[35:0]. Upon the rising edge of \overline{K} , the second word of the burst will be latched, along with the designated address. Both the first and second words of the burst will be written into memory as designated by the address and byte write enables. The addresses for the write cycles is provided at the \overline{K} rising edge, and data is expected at the rising edge of K and \overline{K} , beginning at the same K that initiated the cycle.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the IDT70P3537/70P3517 and tied to Vss to allow the IDT70P3537/70P3517 to adjust its output drive impedance. The value of RQ must be 5X the value of the intended drive impedance of the IDT70P3537/70P3517. The allowable range of RQ to guarantee impedance matching with a tolerance of +/- 15% is 175 ohms to 350 ohms. The output impedance is adjusted every 1024 clock cycles to correct for drifts in supply voltage and temperature. If the user wishes to drive the output impedance of the IDT70P3537/70P3517 to its lowest value, the ZQ pin may be tied to VDDQ.

Pin Definitions

Symbol ⁽¹⁾	Pin Function	Description
D[35:0]x	Input Synchronous	Data input signals, sampled on the rising edge of K and \overline{K} clocks during valid write operations
BW0x, BW1x, BW2x, BW3x	Input Synchronous	Byte Write Selects active LOW. Sampled on the rising edge of the K and again on the rising edge of \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. All byte writes are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written in to the device. \overline{BW} 0 controls D[8:0], \overline{BW} 1 controls D[17:9], \overline{BW} 2 controls D[26:18], and \overline{BW} 3 controls D[35:27].
A[17:0]x ⁽²⁾	Input Synchronous	Address Inputs. Read addresses are sampled on the rising edge of K clock during active read operations. Write addresses are sampled on the rising edge of K clock during active write operations. These address inputs are multiplixed, so that both a read and write operation can occur on the same clock cycle. These inputs are ignored when the appropriate port is deselected.
Q[35:0]x	Output Synchronous	Data Output signals. These pins drive out the requested data during a Read operation. Valid data is driven out on the rising edge of both the C and \overline{C} clocks during Read operations or K and \overline{K} when operating in single clock mode. When the Read port is deselected, Q(35.0) are automatically tri-stated.
₩x	Input Synchronous	Write Control Logic, active LOW. Sampled on the rising edge of the positive input clock (K). When asserted active, a write operation in initiated. Deasserting will deselect the Write port. Deselecting the Write port will cause D[35:0] to be ignored.
₹x	Input Synchronous	Read Control Logic, active LOW. Sampled on the rising edge of Positive Input Clock (K). When active, a Read operation is initiated. Deasserting will cause the Read port to be deselected. When deselected, the pending access is allowed to complete and the output drivers are automatically tri-stated following the next rising edge of the \overline{C} clock. (\overline{D} offex = 1). Each read access consists of a burst of two sequential transfers.
Сх	Input Clock	Positive Output Clock Input. C is used in conjunction with \overline{C} to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
Сх	Input Clock	Negative Output Clock Input. \overline{C} is used in conjunction with C to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
Kx	Input Clock	Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device. Drives out data through Q[35:0] when in single clock mode. All accesses are initiated on the rising edge of K.
Кх	Input Clock	Negative Input Clock Input. \overline{K} is used to capture synchronous inputs being presented to the device. Drives out data through Q[35:0] when in single clock mode.
CQx	Output Clock	Synchronous Echo clock output. The rising edge of CQ is tightly matched to the synchronous data outputs and can be used as a data valid indication. CQ is free running and does not stop when the output data is tri-stated.
∇Qx	Output Clock	Synchronous Echo Clock output. The rising edge of \overline{CQ} is tightly matched to the synchronous data outputs and can be used as a data valid indication. \overline{CQ} is free running and does not stop wehen the output data is tri-stated.
ZQx	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. Q[35:0] output impedance is set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
EP[1:0]	Input	EP[1:0] are used to program the Port Enable pins E[1:0]. EP[1:0] are programmed by tying the pins high or low on the board. If a customer does not want to use Pins EP[1:0], then these pins should be tied low. Refer to Truth Table III for Port Enable pins.
Ex[1:0]	Input Syncronous	Two Port Enable pins E[1:0] are provided to connect to the two MSB bits on the memory controller in order to cascade up to four IDT70P3537 devices. If a customer does not want to use Pins E[1:0], then these pins should be tied low. Refer to Truth Table III for Port Enable pins. Also refer to Figure 1 showing cascade/multi-drop using port-enable (E[1:0]) pins. E[1:0] are sampled on the rising edge of K for read operations and again on rising edge of K for write operations.
Doffx	Input	DLL Turn Off. When low this input will turn off the DLL inside the device. The AC timings with the DLL turned off will be different from those listed in this data sheet. There will be an increased propagation delay from the incidence of C and C to Q, or K and K to Q as configured.
MRST	Input Asynchronous	Master Reset pin. When held low will reset the device.
DEPTH	Input	Connect to VDDQ for 9Mb. Connect to Vss for 18Mb.
TDO	Output	TDO pin for JTAG.
TCK	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
TRST	Input Asynchronous	Reset pin for JTAG.
INC		Should be fied to VCC or VSS only, or can be left as a floating pin.
VREFx	Input Reference	Reference Voltage input. Static input used to set the reference level for HSTL inputs as well as AC measurement points.
VDD	Power Supply	Power supply inputs to the core of the device. Should be connected to a 1.8V power supply.
Vss	Ground	Ground for the device. Should be connected to ground of the system.
V 33		

- 1. "X" = "L" for the Left Port pins and "X" = "R" for the Right Port pins.
- 2. A[16:0]x for IDT70P3517.

Truth Table I - Synchronous Port Control(1)

						D ⁽³	,4)			Q	3,4)	OPERATION	
K	ĸ	R	W	E0 ⁽²⁾	E1 ⁽²⁾	D(A+0)	D(A+1)	C	С	Q(A+0)	Q(A+1)	OPERATION	
Stopped		Χ	Х	Χ	Χ	Χ		Stopped		Previous state		Clock stopped	
	Stopped			Χ	Χ		Х		Stopped		Previous state	Clock stopped	
↑		Н	Н	Χ	Χ	Χ				High - Z		No operation	
	↑			Χ	Χ		Х		↑		High - Z	No operation	
↑		Χ	Х	F	Χ	Χ		↑		High - Z		No operation	
	↑			F	Χ		Х		↑		High - Z	No operation	
↑		Χ	Χ	Χ	F	Х		↑		High - Z		No operation	
	↑			Χ	F		Х		↑		High - Z	No operation	
↑		L	Χ	T	T	Χ		↑		Dou⊤ at \overline{C} (t+1)		Read	
	↑			Χ	Χ		Х		1		Dout at C (t+2)	Read	
1		Χ	L	Χ	Χ	D _{IN} at K(t)		↑		Х		Write	
	↑			Т	Т		D _{IN} at K̄(t)		↑		Х	Write	

5677 tbl 03

NOTES:

- 1. x = "Don't Care", $H = Logic High, L = Logic Low, <math>\uparrow$ represents rising edge.
- 2. T (True) = E and EP have some polarity (device selected) on the rising edge of the appropriate clock. F (False) = E and EP have opposite polarity (device de-selected) on the rising edge of the appropriate clock. See Truth Table III.
- "A" represents address location latched by the device when operation was initiated. A+0, A+1 represents the internal address sequence in the burst
- 4. "t" represents the cycle at which a read/write operation is started. t+1 and t+2 are the first and second clock cycles respectively following clock cycle t.

Truth Table II - Write Port Enable Control (2,3)

K	ĸ	BW 0 ⁽¹⁾	BW 1 ⁽¹⁾	BW 2 ⁽¹⁾	BW 3 ⁽¹⁾	Mode
Input	Input	Input	Input	Input	Input	
↑		Н	Н	Н	Ι	Write function disabled all bytes
	+	Н	Н	Н	Η	Write function disabled all bytes
↑		L	Н	Н	Η	Write data inputs to Byte 0 Only
	←	L	Н	Н	Η	Write data inputs to Byte 0 Only
↑		Ι	┙	Ι	Ι	Write data inputs to Byte 1 Only
	+	Н	L	Н	Η	Write data inputs to Byte 1 Only
↑		Н	Н	L	Ι	Write data inputs to Byte 2 Only
	+	Н	Н	L	Ι	Write data inputs to Byte 2 Only
		Н	Н	Н	L	Write data inputs to Byte 3 Only
		Н	Н	Н	L	Write data inputs to Byte 3 Only
↑		L	L	L	L	Write data inputs to all Bytes
	↑	L	L	L	L	Write data inputs to all Bytes

5677 tbl 03a

- I. \overline{BW} 0 controls D[8:0], \overline{BW} 1 controls D[17:9], \overline{BW} 2 controls D[26:18], \overline{BW} 3 controls D[35:27]
- For this table: W is Low on the rising edge of K; E0 and E1 are true on the rising edge of K. See Truth Tables I and III.
 Addresses for Writes are qualified on rising edge of K.
- 3. This table represents a subset of the potential write scenarios based upon $\overline{BW}0$ $\overline{BW}3$ inputs and is meant to illustrate basic device functionality.

Truth Table III - Port Enable Pins⁽¹⁾ Normal Read and Writes

Device Selected	EP[0]	EP[1]	E[0]	E[1]	
Bank 0	Vss	Vss	L	L	
Bank 1	V _{DD}	Vss	Н	L	
Bank 2	Vss	V _{DD}	L	Н	
Bank 3	V _{DD}	V _{DD}	Н	Н	

NOTES:

5677 tb105

- 1. EP [1:0] Port Enable Programming Polarity (see pin description for the entire device).
- 2. Ex[1:0] Port Enable (see pin description assigned for each port).

Cascade/Multi-Drop using Port Enable (E0 & E1) Pins

As shown below in Figure 1 upto four devices can be cascaded using the Port Enable (E0,E1) pins scheme. The port enable pins are subject to the same DC characteristics as the QDR interface. Refer to Pin Definitions table for pin descriptions. This diagram illustrates one port of a QDR-II dual port




Figure 1. Multi-drop Cascading using the Chip Enable E[1:0] Pins

Absolute Maximum Ratings(1,2,3)

Symbol	Rating	Value	Unit
VDD	Supply Voltage on VDD with Respect to GND	-0.5 to +2.2	V
VDDQ	Supply Voltage on VDDQ with Respect to GND	-0.5 to VDD	٧
VTERM	Voltage on Input, Output and I/O terminals with respect to GND	-0.3 to VDD+0.3	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Іоит	Continuous Current into Outputs	<u>+</u> 20	mA

5677 tbl 07

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDDQ must not exceed VDD during normal operation.
- 3. VTerm(MAX) = minimum of VDD +0.3V and 2.2V.

Thermal Resistance

Parameter	Symbol	Тур.	Unit	
Junction to Ambient	θЈА	12.5	°C/W	
Junction to Case	θЈС	0.1	°C/W	

5677 tbl 10

NOTE:

1. Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. TJ = TA + PD x Θ JA.

Capacitance (TA = +25°C, f = 1.0MHz)⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	pF
Co	Output Capacitance	Vout = 0V	7	pF

5677 tbl 08

NOTE:

- Tested at characterization and retested after any design or process change that may affect these parameters.
- 2. VDD = 1.8V, VDDQ = 1.5V

Recommended DC Operating and Temperature Conditions

Syr	nbol	Parameter	Min.	Тур.	Max.	Unit
٧	'DD	Power Supply Voltage			1.9	٧
V	DDQ	I/O Supply Voltage	1.4	1.5	1.9	٧
V	'ss	Ground	0	0	0	٧
Vı	REF	Input Reference Voltage	0.68	VDDQ/2	0.95	٧
٧	/н	Input High Voltage	VREF+0.1	ı	VDDQ+0.3	٧
١	/IL	Input Low Voltage	-0.3	ı	VREF-0.1	٧
7	Га	Ambient Temperature ⁽¹⁾	0	25	+70	°C

5677 tbl 09

NOTE:

1. During production testing, the case temperature equals the ambient temperature.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature	GND	V _{DD}		
Commercial	0°C to +70°C	0V	1.8V <u>+</u> 100mV		
Industrial	-40°C to +85°C	0V	1.8V <u>+</u> 100mV		

5677 tbl06

DC Electrical Characteristics Over the Operating Temperature

and Supply Voltage (VDD = 1.8V ±100mV, VDDQ = 1.4V to 1.9V, TA = 0 to 70°C)

Parameter	Symbol	Test Conditions		Min	Max	Unit	Note	
Input Leakage Current	lıL	VDD = Max VIN = Vss to VDDQ		-10	+10	μА	8	
Output Leakage Current	loL	Output Disabled		-10	+10	μΑ	8	
Ash a Orangian Orangi		VDD = Max,	250MHz	-	1636	4	_	
Active Operating Current	ldd	louт = 0mA (outputs open), Cycle Time <u>></u> tкнкн Min	233MHz	-	1542	mA	1	
2 Port Read	lan :	VDD = Max,	250MHz	-	1432	A	_	
2 Роп неад	IDD1	louт = 0mA (outputs open), Cycle Time ≥ tкнкн Min	233MHz	-	1351	mA	1	
2 Port Write	lon2	VDD = Max, lout = 0mA (outputs open),	250MHz	-	1212	mA	1	
2 Port Write	IDD2	Cycle Time > tkHkH Min	233MHz	-	1147	mA	'	
Observation Comment		Device Deselected lout = 0mA (outputs open), f=Max.	250MHz	-	1007	4	2	
Standby Current	ISB	All Inputs < 0.2V or > VDDQ - 0.2V WEN=REN=High	233MHz	-	956	mA	2	
Output High Voltage	Vон1	$Z_Q = 250\Omega$, IOH = -(VDDQ/2)/(RQ/5)		VDDQ/2 -0.12	VDDQ/2 +0.12	V	3,7	
Output Low Voltage	Vol1	$Z_Q = 250\Omega$, $I_{OL} = (V_{DDQ}/2)/(R_Q/5)$		VDDQ/2 -0.12	VDDQ/2 +0.12	V	4,7	
Output High Voltage	Voh2	Юн = -0.1mA		VDDQ -0.2	VDDQ	V	5	
Output Low Voltage	Vol2	IoL = 0.1mA		Vss	0.2	V	6	
Output Impedance Control	l Ioh I l Iol I	Vout = VDDQ/2 Vout = VDDQ/2		-(IOHo-15%) (IOLo-15%)	-(IOHo+15%) (IOLo+15%)	V	3 4	

5677 tbl12

NOTES:

- 1. Operating Current is measured at 100% bus utilization on the active port.
- 2. Standby Current is only after all pending read and write burst operations are completed.
- 3. Outputs are impedance-controlled. IOHo = (VDDQ/2)/(RQ/5) = @Vout = VDDQ/2 and is guaranteed by device characterization for $175\Omega \le ZQ < 350\Omega$. This parameter is tes at $ZQ = 250\Omega$, which gives a nominal 50Ω output impedance.
- 4. Outputs are impedance-controlled. IoLo = (VDDQ/2)/(RQ/5) = @Vout = VDDQ/2 and is guaranteed by device characterization for $175\Omega \le ZQ < 350\Omega$. This parameter is tes at $ZQ = 250\Omega$, which gives a nominal 50Ω output impedance.
- 5. This measurement is taken to ensure that the output has the capability of pullling to the VDDQ rail, and is not intended to be used as an impedance measurement point.
- 6. This measurement is taken to ensure that the output has the capability of pulling to Vss, and is not intended to be used as an impedance measure point.
- 7. Programmable Impedance Mode.
- $8. \pm 30 \mu A$ for JTAG input pins.

Input Electrical Characteristics Over the Operating Temperature and Supply Voltage (VDD = 1.8V ±100mV, VDDQ = 1.4V to 1.9V, TA = 0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Notes
Input High Voltage, DC	VIH (DC)	VREF +0.1	VDDQ +0.3	V	1,2
Input Low Voltage, DC	VIL (DC)	-0.3	VREF -0.1	V	1,3
Input High Voltage, AC	VIH (AC)	VREF +0.2	-	V	4,5
Input Low Voltage, AC	VIL (AC)	-	VREF -0.2	V	4,5

5677 tbl 13


NOTES:

- 1. These are DC test criteria. DC design criteria is VREF ± 50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.
- 2. VIH (Max) DC = VDDQ +0.3V, VIH (Max) AC = VDDQ +0.5V (pulse width ≤ 20% tkHkH (min)).
- 3. VIL (MIN) DC = -0.3V, VIL (MIN) AC = -0.5V (pulse width \leq 20% tkhkh (min)).
- 4. This condition is for AC function test only, not for AC parameter test.
- 5. To maintain a valid level, the transitioning edge of the input must:
 - Sustain a constant slew rate from the current AC level through the target AC level, VIL (AC) or VIH (AC)


Reach at least the target AC level

After the AC target level is reached, continue to maintain at least the target DC level, VIL (DC) or VIH (DC)


Overshoot Timing



Undershoot Timing



AC Test Loads




AC Test Conditions

Parameter	Symbol	Value	Unit	
Core Power Supply Voltage	VDD	1.7-1.9	٧	
Output Power Supply Voltage	VDDQ	1.4-1.9	V	
Input High Level	VIH	(VDDQ/2) +0.5	V	
Input Low Level	VL	(VDDQ/2) -0.5	V	
Input Reference Level	VREF	VDDQ/2	V	
Input Rise/Fall Time	TR/TF	0.3/0.3	ns	
Output Timing Reference Level		VDDQ/2	V	

5677 tbl 14

NOTE:

1. Parameters are tested with RQ=250 Ω .



AC Electrical Characteristics


 $(VDD = 1.8V \pm 100 \text{mV}, VDDQ = 1.4V \text{ to } 1.9V, TA^{(8)} = 0 \text{ to } 70^{\circ}\text{C})$

		Commercial					
		250	250MHz		233MHz		
Symbol Parameter	Min.	Max.	Min.	Max.	Unit	Notes	
Clock Par	rameters	•	•		•		
tkhkh	Average clock cycle time (K,K,C,C)	4.00	6.30	4.30	7.20	ns	
tKC var	Clock Phase Jitter $(K, \overline{K}, C, \overline{C})$	_	0.20	-	0.20	ns	1,5
tkhkl	Clock High Time $(K,\overline{K},C,\overline{C})$	1.60	_	1.80	-	ns	9
tklkh	Clock LOW Time $(K,\overline{K},C,\overline{C})$	1.60	_	1.80	_	ns	9
tкнкн	Clock to $\overline{\text{clock}}$ $(K \rightarrow \overline{K}, C \rightarrow \overline{C})$	1.80	_	2.00	_	ns	10
t⊼HKH	$\overline{\text{Clock}}$ to clock $(\overline{K} \rightarrow K, \overline{C} \rightarrow C)$	1.80	_	2.00	_	ns	10
tкнсн	Clock to data clock $(K \rightarrow C, \overline{K} \rightarrow \overline{C})$	0.00	1.80	0.00	2.00	ns	
tKC lock	DLL lock time (K, C)	1024	_	1024	_	cycles	2
tKC reset	K static to DLL reset	30	_	30	_	ns	
Output Pa	arameters						
tchqv	C, C HIGH to output valid	_	0.45	_	0.45	ns	3
tchqx	C, C HIGH to output hold	-0.45	_	-0.45	_	ns	3
tchcqv	C, THIGH to echo clock valid	_	0.45	-	0.45	ns	3
tchcqx	C,C HIGH to echo clock hold	-0.45	_	-0.45	_	ns	3
tcqHqv	CQ, CQ HIGH to output valid	_	0.30	-	0.32	ns	
tcqhqx	CQ, CQ HIGH to output hold	-0.30	_	-0.32	_	ns	
tchqz	C HIGH to output High-Z	_	0.45	_	0.45	ns	3,4,5
tchqx1	C HIGH to output Low-Z	-0.45	_	-0.45	_	ns	3,4,5
Set-Up Tii	mes		•				
tavkh	Address valid to K,K rising edge	0.35	_	0.37	-	ns	6
tıvkн	Control inputs valid to K,K rising edge	0.35	_	0.37	-	ns	7
tovkh	Date-in valid to K, \overline{K} rising edge	0.35	_	0.37	_	ns	
Hold Time	es	•	-	-	-	•	
tkhax	K,\overline{K} rising edge to address hold	0.35	_	0.37	_	ns	6
tkhix	K,K rising edge to control inputs hold	0.35	-	0.37	_	ns	7
tkhdx	K,\overline{K} rising edge to data-in hold	0.35	_	0.37	_	ns	
Port-to-Po	ort Delay	•	•	-	-	_	
tco	Clock-to-Clock Offset	4.00	-	4.30	-	ns	

5677 tbl 15


- Cycle to cycle period jitter is the variance from clock rising edge to the next expected clock rising edge, as defined per JEDEC Standard No. 65 (EIA/JESD65)
 page.
- 2. VDD slew rate must be less than 0.1V DC per 50ns for DLL lock retention. DLL lock time begins once VDD, VDDQ and input clock are stable.
- 3. If C, \overline{C} are tied High, K, \overline{K} become the references for C, \overline{C} timing parameters.
- 4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at 0°C and 1.9V tCHQZ, is a MAX parameter that is worst case at 70°C and 1.7V.
- 5. This parameter is guaranteed by device characterization, but not production tested.
- 6. All address inputs must meet the specified setup and hold times for all latching clock edges.
- 7. Control signals are \overline{R} , \overline{W} , \overline{BW}_0 , \overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , E_0 , E_1 .
- 8. During production testing, the case temperature equals Ta.
- 9. Clock High Time (tkhkl) and Clock Low Time (tklkh) should be within 40% to 60% of the cycle time (tkhkh).
- 10. Clock to Clock time (tкнкн) and Clock to Clock time (tкнкн) should be within 45% to 55% of the cycle time (tкнкн).

Timing Waveform for Alternating Read and Write Operations (1,2)




- 1. Device is selected per E[0] and E[1] as defined in Truth Table II, and \overline{MRST} = VIH.
- 2. This waveform represents operation when DLL is ON.
- 3. To perform a valid write operation, both \overline{W} and the appropriate $\overline{BW}0\text{-}3$ must be low.
- 4. Qoo refers to the output from Ao, and Qo1 refers to the output from the next internal address following Ao.

Timing Waveform of Back-to-Back Read-Write-Read to Same Address^(1,2)




- 1. Device is selected per E[0] and E[1] as defined in Truth Table II, and \overline{MRST} = VIH.
- 2. This waveform represents operation when DLL is ON.
- 3. To perform a valid write operation, both \overline{W} and the appropriate $\overline{BW}0$ -3 must be low.
- 4. ORIG Qoo represents the existing data in the memory. New Qoo represents the data written into the memory in the first cycle of the waveform.

Timing Waveform for Left Port Write to Right Port Read⁽¹⁾




- 1. Device is selected per E[0] and E[1] as defined in Truth Table III. $\overline{MRST} = VIH$. $\overline{BW}0L$, $\overline{BW}1L$, $\overline{BW}2L$, and $\overline{BW}3L = VIL$
- 2. If tco < specified minimum, data read from right port is not valid until the next KR cycle. If tco ≥ specified minimum, data read from right port is available on the first KR cycle as shown.

Timing Waveforms for DLL Operation $(On/Off)^{(1,2)}$



- 1. Device is selected per E[0] and E[1] as defined in Truth Table II, and \overline{MRST} = ViH.
- 2. With DLL OFF (\overline{D} OFFX \leq VIL) device behaves as a QDRI device. With DLL ON (\overline{D} OFFX \geq VIH) device behaves as a QDR-II device.
- 3. To perform a valid write operation, both \overline{W} and the appropriate \overline{BW} 0-3 must be low on the rising edge of \overline{K} .
- 4. Qoo refers to the output from Ao, and Qo1 refers to the output from the next internal address following Ao.
- 5. With DLL off (DOFF = VIL) the propagation delays will be increased and the AC timing parameters will be different values from those specified in this data sheet.

Master Reset Timing Waveform




NOTE:

1. MRST must be held LOW for a minimum of (5ns) after power supply is stable.


IEEE 1149.1 Test Access Port and Boundary SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. In conformance with IEEE 1149.1, the QDR-II Dual-Port Static RAM contains a TAP controller, Instruction Register, Bypass Register and ID Register. The TAP controller has a standard 16-state machine that resets internally upon power-up. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the QDR-II Dual-Port Static RAM TCK must be tied to Vss to preclude a mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected, but they may also be tied to Vdd through a resistor. TDO should be left unconnected.

JTAG Block Diagram



TAP Controller State Diagram



Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x355 ⁽¹⁾	Defines IDT part number (IDT70P3537)
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5677 tbl 16

NOTE

1. Device ID for IDT70P3517 is 0x356.

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note 1

5677 tbl 17

NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state except $\overline{\text{COL}}$ x & $\overline{\text{INT}}$ x outputs.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	0101, 0111, 1000, 1001, 1010, 1011, 1100	Several combinations are reserved. Do not use codes other than those identified above.
PRIVATE	0110,1110,1101	For internal use only.

5677 tbl 18

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

JTAG DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage (I/P + O/P)	VDD	1.7	1.8	1.9	V	
Input High Level	VIH	1.3	-	VDD+0.3	V	
Input Low Level	VIL	-0.3	-	0.5	V	
Output High Voltage (IOH = -1mA)	Vон	VDD - 0.2	-	VDD	V	
Output Low Voltage (IOL = 1mA)	Vol	Vss	-	0.2	V	

5677 tbl 19

JTAG AC Test Conditions

Parameter	Symbol	Value	Unit	Note
Input High/Low Level	VIH/VIL	1.8/0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		VDD/2	V	1

NOTE:


5677 tbl 20

JTAG AC Characteristics

Parameter	Symbol	Min	Мах	Unit	Note
TCK Cycle Time	tchch	100	-	ns	
TCK High Pulse Width	tchcl	40	-	ns	
TCK Low Pulse Width	tclcH	40	-	ns	
TMS Input Setup Time	tMVCH	10	-	ns	
TMS Input Hold Time	tchmx	10	-	ns	
TDI Input Setup Time	tovch	10	-	ns	
TDI Input Hold Time	tCHDX	10	-	ns	
Input Setup Time	tsvcH	10	-	ns	
Input Hold Time	tchsx	10	-	ns	
Clock Low to Output Valid	tcLQV	0	20	ns	
TRST Low to Reset JTAG	turst	50	-	ns	
TRST High to TCK HIGH	tursr	50	-	ns	


5677 tbl 21

JTAG Timing Diagram



^{1.} For outputs see AC test loads on page 10.

Ordering Information



Preliminary Datasheet: Description

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

Datasheet Document History

7/11/2007: Initial release of Preliminary Datasheet 8/05/2008: Page 9 Corrected a typo in DC Chars table

01/19/09: Page 20 Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 **for SALES:** 800-345-7015 or 408-284-8200

fax: 408-284-2775 www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

for Tech Support: 408-284-2794 DualPortHelp@idt.com