Preferred Device

Self-Protected FET with Temperature and Current Limit 42 V, 20 A, Single N-Channel, DPAK

HDPlus[™] devices are an advanced series of power MOSFETs which utilize ON Semiconductors latest MOSFET technology process to achieve the lowest possible on–resistance per silicon area while incorporating smart features. Integrated thermal and current limits work together to provide short circuit protection. The devices feature an integrated Drain–to–Gate Clamp that enables them to withstand

high energy in the avalanche mode. The Clamp also provides additional safety margin against unexpected voltage transients. Electrostatic Discharge (ESD) protection is provided by an integrated Gate-to-Source Clamp.

Features

- Short Circuit Protection/Current Limit
- Thermal Shutdown with Automatic Restart
- I_{DSS} Specified at Elevated Temperature
- Avalanche Energy Specified
- Slew Rate Control for Low Noise Switching
- Overvoltage Clamped Protection

MOSFET MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V _{DSS}	42	Vdc
Gate-to-Source Voltage	V _{GS}	±14	Vdc
Drain Current Continuous	Ι _D	Internally L	imited
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1) @ $T_A = 25^{\circ}C$ (Note 2)	PD	1.3 2.3	W
Thermal Resistance Junction-to-Case Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	$f{R}_{ heta JC} \ f{R}_{ heta JA} \ f{R}_{ heta JA} \ f{R}_{ heta JA}$	3.0 95 54	°C/W
Single Pulse Drain-to-Source Avalanche Energy $(V_{DD} = 25 \text{ Vdc}, V_{GS} = 5.0 \text{ Vdc},$ $I_L = 3.2 \text{ Apk}, L = 120 \text{ mH}, R_G = 25 \Omega)$	E _{AS}	600	mJ
Operating and Storage Temperature Range (Note 3)	T _J , T _{stg}	–55 to 150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Surface mounted onto minimum pad size (0.412" square) FR4 PCB, 1 oz cu.

2. Mounted onto 1" square pad size (1.127" square) FR4 PCB, 1 oz cu.

3. Normal pre-fault operating range. See thermal limit range conditions.



ON Semiconductor®

http://onsemi.com

V _{DSS} (Clamped)	R _{DS(on)} TYP	I _D MAX (Limited)
42 V	42 mΩ @ 10 V	20 A*




	DIAGRAM
DPAK CASE 369C STYLE 2	1 AYW 2 D5003N
D5003N= Device CodeA= Assembly LocationY= YearW= Work Week	1 = Gate 2 = Drain 3 = Source

ORDERING INFORMATION

Device	Package	Shipping [†]
NID5003NT4	DPAK	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Preferred devices are recommended choices for future use and best overall value.


*Max current may be limited below this value depending on input conditions.

C	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		. <u> </u>				
Drain-to-Source Clamped Breakdown Voltage ($V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc}$) ($V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc}, T_J = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$)			42 40	46 45	51 51	Vdc
Zero Gate Voltage Drain Curre (V_{DS} = 32 Vdc, V_{GS} = 0 Vdc (V_{DS} = 32 Vdc, V_{GS} = 0 Vdc	I _{DSS}		0.6 2.5	5.0 -	μAdc	
Gate Input Current (V _{GS} = 5.0 Vdc, V _{DS} = 0 Vdc)		I _{GSSF}	-	50	125	μAdc
ON CHARACTERISTICS						•
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1.2$ mAdc) Threshold Temperature Coe		V _{GS(th)}	1.0 _	1.7 5.0	2.2	Vdc –mV/°C
Static Drain-to-Source On-R ($V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Add}$ ($V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Add}$	R _{DS(on)}		42 76	51 104	mΩ	
Static Drain-to-Source On-R ($V_{GS} = 5.0 \text{ Vdc}, I_D = 3.0 \text{ Ad}$ ($V_{GS} = 5.0 \text{ Vdc}, I_D = 3.0 \text{ Ad}$	R _{DS(on)}		50 88	58 125	mΩ	
Source–Drain Forward On Vo $(I_S = 7.0 \text{ A}, V_{GS} = 0 \text{ V})$	V _{SD}	-	0.95	1.1	V	
SWITCHING CHARACTERIS	TICS				•	•
Turn–on Time (V _{in} to 90% I _D)	R_L = 4.7 Ω , V_{in} = 0 to 10 V, V_{DD} = 12 V	T _(on)	-	16	20	μs
Turn–off Time (V _{in} to 10% I _D)	R_L = 4.7 Ω,V_in = 0 to 10 V, V_DD = 12 V	T _(off)	_	80	100	
Slew Rate On	R_L = 4.7 Ω,V_{in} = 0 to 10 V, V_{DD} = 12 V	$-dV_{DS}/dt_{on}$	-	1.4	-	V/μs
Slew Rate Off	R_L = 4.7 Ω,V_{in} = 10 to 0 V, V_DD = 12 V	dV _{DS} /dt _{off}	-	0.5	-	V/μs
ELF PROTECTION CHARAC	TERISTICS ($T_J = 25^{\circ}C$ unless otherwise no	oted) (Note 5)				
Current Limit	$(V_{GS} = 5.0 \text{ Vdc})$ $V_{DS} = 10 \text{ V} (V_{GS} = 5.0 \text{ Vdc}, \text{ T}_{J} = 150^{\circ}\text{C})$	I _{LIM}	12 7	18 13	24 18	Adc
Current Limit	$(V_{GS} = 10 \text{ Vdc})$ $V_{DS} = 10 \text{ V} (V_{GS} = 10 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	I _{LIM}	18 13	22 18	30 25	
Temperature Limit (Turn-off)	$V_{GS} = 5.0 \text{ Vdc}$	T _{LIM(off)}	150	175	200	°C
Thermal Hysteresis	$V_{GS} = 5.0 \text{ Vdc}$	$\Delta T_{LIM(on)}$	-	15	-	°C
Temperature Limit (Turn-off)	V _{GS} = 10 Vdc	T _{LIM(off)}	150	165	185	°C
Thermal Hysteresis	V _{GS} = 10 Vdc	$\Delta T_{LIM(on)}$	-	15	-	°C
Input Current during Thermal Fault	$V_{DS} = 35$ V, ($V_{GS} = 5.0$ V, $T_j = 150^{\circ}C$)	I _{g(fault)}	0.6	-	-	mA
Input Current during $V_{DS} = 35 \text{ V}, (V_{GS} = 10 \text{ V}, T_j = 150^{\circ}\text{C})$ Thermal Fault		I _{g(fault)}	2.0	-	-	mA
SD ELECTRICAL CHARACT	ERISTICS (T _J = 25° C unless otherwise not	ed)				
Electro–Static Discharge Capability Human Body Model (HBM) Machine Model (MM)		ESD	4000 400		_	V

Human Body Model (HBM) Machine Model (MM)

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Fault conditions are viewed as beyond the normal operating range of the part.

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES





Figure 7. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS


DPAK CASE 369C-01 ISSUE O



	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
в	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
E	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180	BSC	4.58 BSC		
н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
Κ	0.102	0.114	2.60	2.89	
L	0.090 BSC		2.29 BSC		
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

SOLDERING FOOTPRINT



HDPlus is a trademark of Semiconductor Components Industries, LLC (SCILLC)

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.