



SLUS565F - JULY 2003 - REVISED DECEMBER 2004

### OCTAL POWER SOURCING EQUIPMENT POWER MANAGER

### FEATURES


- Compliant to Power Over Ethernet IEEE 802.3af Standard
- Two-Point 25-kΩ Resistor Discovery
- Capacitive Detection for Non-Compliant Legacy Loads
- Power Classification
- Controlled di/dt Ramp Power-Up and Power-Down for EMI Reduction
- Current Management for Charging Powered Device Bulk Capacitance
- Electronic Circuit Breaker
- Fault detection
- Input Undervoltage Lockout (UVLO)

### **APPLICATION DIAGRAM**

- Load Overcurrent and Undercurrent Detection
- 12-Bit Port Current and Voltage Acquisition
- Standard Slave I<sup>2</sup>C Serial Interface
- 5-Bit Serial Address Selectability
- Discovery and/or Classification Bypass Modes Selectable Via Register
- Opto-Coupler Compatible SDA and SCL Lines for System Ground Isolation
- Dual Color LED Driver for Port Status
- Hardware FAULT Interrupt

### **APPLICATIONS**

- PoE Switches
- Mid-Span Injectors



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999 - 2008, Texas Instruments Incorporated

### DESCRIPTION

The TPS2383A and TPS2383B family of products are power sourcing equipment power managers (PSEPM) that are compliant to the power-over-ethernet (PoE) IEEE 802.3af Standard. The TPS2383A and the TPS2383B are pin-for-pin functionally equivalent products. A PSEPM port can discover, classify and deliver power to a powered device (PD) capable of accepting PoE twisted pair cable. The TPS2383A/B is fully programmable by the user. This allows for the detection and powering of both fully compliant 802.3 devices as well as custom detection of legacy devices.

The TPS2383A/B PSEPM can individually manage power for up to eight ethernet ports. All operations of the TPS2383A/B are controlled through register read and write operations over a standard (slave) I<sup>2</sup>C serial interface. The TPS2383A/B has dual SDA lines to allow easy application of opto-coupler circuitry to maintain ethernet port isolation when a ground based controller is used. Each TPS2383A/B has five selection pins making it possible to address up to 32 devices on the I<sup>2</sup>C bus and allows individual control and monitoring of up to 256 ethernet ports from a single master I<sup>2</sup>C controller. Per-port write registers initiate and manipulate the flow of the discovery, classification, and power-up states while the read registers contain status information of the enable process, faults, classification value, and real time port operating current and voltage. Per-port status LED drivers are provided which can be manually controlled through the serial I/O.

The TPS2383A/B is available in a full function 64-pin LQFP.

External N-channel MOSFETs switch port power. High-voltage (HV) gate drive ensures that these FETs are fully enhanced, resulting in lower power dissipation and enabling the use of lower costs FETs. The TPS2383A/B generates its HV gate supply from the 48-V port power, simplifying system power supply design. An external 3.3-V digital supply is also used. This supply can be active when 48-V power is not present which allows the user to access the part through the serial I/O in this case. A 5-V analog supply is used to power port LEDs and internal analog functions. Due to the very low quiescent current, both the 3.3-V and 5-V supply can be generated from the 48-V power bus with minimal external components. An internal power-on-reset (POR) circuit with an ORed external input pin resets all registers positions to a known safe state upon power up.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		TPS2383A/B	UNIT	
	V48, 1P, 2P, 3P, 4P, 5P, 6P, 7P, 8P, 1N, 2N, 3N, 4N, 5N, 6N, 7N, 8N	-0.5 to 80		
	1RS, 2RS, 3RS, 4RS, 5RS, 6RS, 7RS, 8RS, 1G, 2G, 3G, 4G, 5G, 6G, 7G, 8G, V10	-0.5 to 12	V	
Input voltage range, V <sub>CC</sub>	VL	-0.5 to 3.9		
	V5	-0.5 to 6		
	SCL_I, SDA_I, SDA_O, INTB, A1, A2, A3, A4, A5, EN, PORB	-0.5 to 6		
Storage temperature, T <sub>Stg</sub>	-55 to 150			
Operating temperature, TJ	-40 to 125	°C		
Lead temperature, T <sub>SOI</sub> , 1,6 mm (	Lead temperature, T <sub>SOI</sub> , 1,6 mm (1/16 inch) from case for 10 seconds			

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into and negative out of, the specified terminal.

### **RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
Input voltage, V <sub>V48</sub>	44	48	57	V
Operating ambient temperature, Ta	-40		85	°C

### **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

	MAX	UNIT
Human body model	1.5	
CDM	1	kV
Machine model	0.2	

### **ORDERING INFORMATION**

	PACKAGED DEVICES <sup>(2)</sup>
TA	LQFP–64 (PM)
1000 10 0500	TPS2383APM
–40°C to 85°C	TPS2383BPM

(2) The PM package is available taped and reeled. Add R suffix to device type (e.g.TPS2383APMR) to order quantities of 2,500 devices per reel.

### **OPERATING TEMPERATURE RANGE**

PACKAGE	<sup>θ</sup> jc	<sup>θ</sup> ja	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
LQFD-64	9°C/W	65°C/W	1.5 W	15.4 mW/°C	615 mW000000000000 000



SLUS565F - JULY 2003 - REVISED DECEMBER 2004

### **ELECTRICAL CHARACTERISTICS**

 $V_{V48}\text{=}$  48 V, RT = 120 kΩ, –40°C to 85°C, and TA = TJ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES					-
	Off mode (all ports)		3	5	
Quiescent current, V48	Powered mode (all ports)		5	10	
Quiescent current, V5	Powered mode (all ports), $V_{V5} = 5 V$		3	15	mA
Quiescent current, VL	Powered mode (all ports), $V_{VL} = 3.3 V$		0.28	4	
Internal analog supply, V10		9.75	10.50	11.50	
Internal reference <sup>(1)</sup>		2.475	2.500	2.525	V
Input UVLO			30	38	
Internal POR timeout (I <sup>2</sup> C)	After all supplies are good (8 CLK periods)		8		
Internal POR timeout (state machine)	After all supplies are good (65536 CLK periods)		65536		CLKs
LED OUTPUTS	•	-			
High-level output voltage, L1 through L8	I <sub>SRC</sub> = 5 mA	4			
Low-level output voltage, L1 through L8	I <sub>SINK</sub> = 5 mA			0.75	V
Tri-state leakage <sup>(1)</sup>			0.1		μA
ANALOG CIRCUITS - PORT VOLTAGE CONTROL	LOOP				
Input resistance, nP to nN		480	800	1280	kΩ
Classification voltage	A/B select = B	15.5	17.5	20.5	
Discovery voltage, high		7.5	8.8	9.5	V
Discovery voltage, low		3.5	4.4	5.5	
Loop power supply feedthru loop control range $C^{(1)}$			1.5		mV
Discovery short-circuit current				3	mA
Port output, undervoltage		40	42	44	
Port output, overvoltage		56.0	59.5	63.0	V
	ClassLimit1 = 0, ClassLimit2 = 0		160		
	ClassLimit1 = 1, ClassLimit2 = 0		80		
Classification current limit	ClassLimit1 = 0, ClassLimit2 = 1		40		mA
	ClassLimit1 = 1, ClassLimit2 = 1		20		
N-CHANNEL MOSFET GATE CONTROL	•	-			
Gate turn-off MOSFET RDS(on)			200		Ω
Maximum gate voltage		8	10	12	V
Gate turn-off timer from UV/OV fault	After port enabled and ramped up, (1024 CLK periods)		1024		
UV/OV spike timer, power quality warning <sup>(1)</sup>	IV/OV spike timer, power quality warning <sup>(1)</sup> (256 CLK periods)				CLKs
Gate turn-off timer from overload fault	(32768 CLK periods)		32768		

NOTE: (1) Ensured by design. Not production tested.



SLUS565F - JULY 2003 - REVISED DECEMBER 2004

### **ELECTRICAL CHARACTERISTICS**

 $V_{V48}\text{=}$  48 V, RT = 120 kΩ, –40°C to 85°C, and TA = TJ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LOW-SIDE CURRENT-SENSE	•	•				
Overload threshold voltage		175	187	200		
Current limit threshold voltage		200	213	225	mV	
Maximum swing, CINT		9		11	V	
Reset voltage, CINT			10	100	mV	
Internal pull-up current, CINT	V <sub>CINT</sub> < 1.25 V, A/D inputs = -100 mV		850		nA	
Maximum swing, CR			4.5	6.0	V	
Input leakage, nRS			10		μA	
ANALOG-TO-DIGITAL CONVERTER	÷	•			•	
A/D resistive scaling <sup>(1)</sup>	R <sub>RD</sub> = 1 kΩ		72		count/kΩ	
Port-to-port resistance variation	Referenced to port #1	-5%	0%	5%		
A/D classificatin scaling <sup>(1)</sup>	$R_{RS} = 0.5 \Omega$		35			
A/D load current scaling <sup>(1)</sup>	$R_{RS} = 0.5 \Omega$		4.72		count/m	
A/D load voltage scaling <sup>(1)</sup>			33.6		count/V	
	$I_{LOAD} = 50 \text{ mA},  R_{RS} = 0.5 \Omega$		236			
A/D load current conversion	$I_{LOAD} = 300 \text{ mA}, R_{RS} = 0.5 \Omega$		1416			
	V <sub>PORT</sub> = 5 V		168		count	
A/D port voltage conversion	V <sub>PORT</sub> = 45 V		1512		1	
DIGITAL I/O	•	•			•	
Logic input threshold voltage, SCL, SDA_I, A1 through A5, EN, PORB			1.5		V	
Input hysteresis, SCL, SDA_I			250			
Input hysteresis, EN, PORB			150		mV	
Input pull-down resistance, EN, PORB			50		kΩ	
Pull-up current, A0, A1, A2, A3, A4, A5			10	25		
Logic high leakage, SDA_O	Drain = 6 V		10		μΑ	
Logic low output voltage, SDA_O	ISINK = 3 mA		200		mV	
Logic high leakage, INTB	Drain = 6 V		10		μΑ	
Logic low output voltage, INTB	I <sub>SINK</sub> = 3 mA		200		mV	
DIGITAL I/O TIMING I <sup>2</sup> C CHARACTERISTICS	5				-	
Clock frequency, SCL		0		400	kHz	
	SCL high	1.3				
Pulse duration	SCL low	0.6			μs	
Rise time, SCL, SDA <sup>(1)</sup>				300		
Fall time, SCL, SDA <sup>(1)</sup>				300		
Setup time SDA to SCL		250			ns	
Hold time SCL to SDA		0				
Bus free time between startup and stop		1.3				
Setup time SCL to start condition		0.6				
Hold time start condition to SCL		0.6			μs	
Setup time, SCL to stop condition		0.6			]	

NOTE: (1) Ensured by design. Not production tested.



### **TERMINAL FUNCTIONS**

AG2     and v10     Analog ground 2. Analog ground, which ties to the substrate and ESD of the device. It should be externally tie to the common copper 48-V return plane. AG1 and AG2 must be tied together directly for lowest noise operation.       DG     56     1     Digital ground. It connects to the internal logic ground bus. It should be externally tied to the common copper 48-V return plane. In addition a 0.1 uF de-coupling capacitor should terminate as close to this node and the VI pin as possible.       RG     29     1     Reference ground. A precision sense of the external ground plane. It should also be used as the ground guar ing for the integration capacitor (CINT). It should be to common copper 48-V return plane.       V10     28     0     +10V analog supply.Connects to the internal analog power bus. This voltage is generated internally. This pin should not be ide to any external supplies. A 0.1-µF de-coupling capacitor should terminate as close to this node and the AG2 pin as possible. This pin can be used for external generation of V5.       V48     27     1     +48V input to the device. This supply can have a range of 44 V to 57 V. This pin should be de-coupled with a 0.1-µF de-coupling capacitor should terminate as close to the internal analog ground terminate as close to the internal analog ground terminate as close to the internal analog group by. Visiting in as possible.       V5     25     1     External +5V analog supply.Connects to the internal analog grower bus. This supplies the LED output drivers and internal analog ground terminate as close to the indevice as possible.       V5     25     1     External +3.3V logic supply. This pin connects to the internal logic p	TERMIN	AL									
AG1         26         I         Analog ground 1. Analog ground of the V5, V10 and V48 power systems. It should be externally tied to the common copper 48-V return plane. This pin should carry the low side of two de-coupling capacitors tied to V4 analog ground. Analog ground, which ties to the substrate and ESD of two de-coupling capacitors tied to V4           AG2         51         I         Analog ground 2. Analog ground, which ties to the substrate and ESD of two de-coupling capacitors to to the common copper 48-V return plane. AG1 and AG2 must be tied together directly for lowest noise operation.           DG         56         I         Analog ground. It connects to the internal logic ground bus. It should be externally tied to the common copper 48-V return plane. In addition a 0.10F de-coupling capacitor should terminate as close to this node and the V1 pin as possible.           PG         29         I         Reference ground. A precision sense of the external ground plane. It should also be used as the ground guar ring for the integration capacitor (CINT), it should be to common copper 48-V return plane.           V10         28         O         +10V analog supply.Connects to the internal analog power bus. This voltage is generated internally. This pin should not be tied to any external supplies. A 0.1-1/F de-coupling capacitor should terminate as close to this node and the AC2 placed as close to the device as possible.           V48         27         I         +42V input to the device. This supply can have a range of 44 V to 57V. This pin should be de-coupled with a 0.1-1/F de-coupling capacitor should terminate as close to this node and the AC2 placed as close to the device as to this nod	NAME	PIN	I/O	DESCRIPTION							
AG1       26       1       common copper 48-V return plane. This pin should carry the low side of two de-coupling capacitors tied to V4 and V10         AG2       51       1       Analog ground 2. Analog ground, which ties to the substrate and ESD of the device. It should be externally tie to the common copper 48-V return plane. AG1 and AG2 must be tied together directly for lowest noise operation.         DG       56       1       AdaV return plane. In addition a 0.10F de-coupling capacitor should terminate as close to this node and the V1 pin as possible.         RG       29       1       Reference ground. A precision sense of the external ground plane. It should also be used as the ground guar ming for the integration capacitor (CINT). It should be the closest ground to the low side of the 0.5-0 current sense resistors, as well as RD. CINT, and RT. It should the tocommon copper 48-V return plane.         V10       28       0       1       448V return plane. This is stored to the internal analog power bus. This voltage is generated internally. This pin should new side of the 0.5-0 current sense resistors, as well as RD. CINT, and RT. It should the to common copper 48-V return plane.         V10       28       0       1       448V return the ada C2 pin as possible. This pin canalog opwer bus. This solutage is generated internally. This pin should new internal analog circuits. A 0.1-uF de-coupling capacitor should terminate as close to this node and the AC pin as possible.         V48       27       1       448 to 0.1-uF capacitor from V48 to AS2 placed as close to the internal alog to power bus. This supplies the LED output	POWER A	POWER AND GROUND									
AG2         51         1         to the čommon copper 48-V return plane. AG1 and AG2 must be tied together directly for lowest noise operation.           DG         56         1         Digital ground. It connects to the internal logic ground bus. It should be externally tied to the common copper 48-V return plane. In addition a 0.10 de-coupling capacitor should terminate as close to this node and the VI pin as possible.           RG         29         1         Reference ground. A precision sense of the external ground plane. It should also be used as the ground guar ring for the integration capacitor (CINT), the should be the coupling capacitor should terminate as close to this node and the VI pin as possible.           V10         28         0         Reference ground. A precision sense of the external ground plane. It should also be used as the ground guar ring for the integration capacitor (CINT), its hould be the coupling capacitor should terminate as close to this node and the AG2 pin as possible.           V10         28         0         +10V analog supply.Connects to the internal analog power bus. This solutage is generated internally. This pin code and the AG2 pin as possible.           V48         27         1         +48V input to the device. This supply can have a range of 44 V to 57 V. This pin should be de-coupled with a 0.1-µF capacitor from V48 to AG2 placed as close to the device as possible.           V5         25         1         External +3/3 V logic supply. Connects to the internal analog group bus. This sing the supply voltage for the pin as possible.           VL         54         <	AG1	26	Ι	common copper 48-V return plane. This pin should carry the low side of two de-coupling capacitors tied to V48							
DG       56       I       48V return plane. In addition a 0.1uF de-coupling capacitor should terminate as close to this node and the VL pin as possible.         RG       29       I       Reference ground. A precision sense of the external ground plane. It should also be used as the ground guar ring for the integration capacitor (CINT). It should be the closest ground to the low side of the 0.5-0 current sense resistors, as well as RD, CINT, and RT. It should the to common copper 48-V return plane.         V10       28       0       +10V analog supply.Connects to the internal analog power bus. This voltage is generated internally. This pin should be de-coupling capacitor should terminate as close to this node and the AG2 pin as possible. This pin can be used for external generated internally. This pin should be de-coupled with a 0.1µF capacitor should terminate as close to this node and the AG2 pin as possible. This pin can be used for external generated internally. This pin should be de-coupled with a 0.1µF capacitor should terminate as close to this node and the AG pin as possible.         V48       27       1       +48V input to the device. This supply can have a range of 44 V to 57 V. This pin should be de-coupled with a 0.1µF capacitor should terminate as close to this node and the AG pin as possible.         V5       25       1       and internal analog circuits. A 0.1µF de-coupling capacitor should terminate as close to this node and the AG pin as possible.         VL       54       1       External +3.3V logic supply. Connects to the internal analog power bus. This supply capacitor should terminate as close to this node and the AG pin as possible. This pin can be powered from V5 by using	AG2	51	I								
RG       29       1       ring for the integration capacitor (CINT). It should be the closest ground to the low side of the 0.5-Ω current sense resistors, as well as RD, CINT, and RT. It should tie to common copper 48-V return plane.         V10       28       0       +10V analog supply.Connects to the internal analog power bus. This voltage is generated internally. This pin node and the AG2 pin as possible. This pin can be used for external generation of V5.         V48       27       1       +48V input to the device. This supply can have a range of 44 V to 57. U. This pin should be de-coupled with a 0.1-µF capacitor from V48 to AG2 placed as close to the device as possible.         V5       25       1       External +5V analog supply.Connects to the internal analog power bus. This supplies the LED output drivers and internal analog circuits. A 0.1-µF de-coupling capacitor should terminate as close to this node and the AC pin as possible.         VL       54       1       External +5V analog supply.Connects to the internal analog power bus. This is the supply voltage for th internal device logic. A 0.1-µF de-coupling capacitor should terminate as close to this node and the AC pin as possible.         VL       54       1       External +3.3V logic supply. This pin connects to the internal togic power bus. This is the supply voltage for th internal device logic. A 0.1-µF de-coupling capacitor should terminate as close to this node and the AC pin as possible.         1P       1       1       Port positive. +48V load sense pin. Terminal voltage is monitored and controlled differentially with respect to 0.1-µF de-coupling capacities the lose of	DG	56	I	48V return plane. In addition a 0.1 uF de-coupling capacitor should terminate as close to this node and the VL							
V10       28       O       should not be ited to any external supplies. A 0.1-µE de-coupling capacitor should terminate as close to this node and the AG2 pin as possible. This pin can be used for external generation of V5.         V48       27       1       +48V input to the device. This supply can have a range of 44 V to 57 V. This pin should be de-coupled with a 0.1-µE capacitor from V48 to AG2 placed as close to the device as possible.         V5       25       1       External +5V analog supply.Connects to the internal analog power bus. This supplies the LED output drivers and internal analog circuits. A 0.1-µE de-coupling capacitor should terminate as close to this node and the AG pin as possible.         VL       54       1       External +3.3V logic supply. This pin connects to the internal logic power bus. This is the supply voltage for the internal device logic. A 0.1-µE de-coupling capacitor should terminate as close to this node and the AG pin as possible.         VL       54       1       External +3.3V logic supply. This pin connects to the internal logic power bus. This is the supply voltage for the internal device logic. A 0.1-µE de-coupling capacitor should terminate as close to this node and the DG pin as possible.         1P       1       1       Port positive. +48V load sense pin. Terminal voltage is monitored and controlled differentially with respect to <i>i</i> optionally, if the application warrants it, this high-side path can be protected with the use of a self-resetting por fuse.         6P       40       1         7P       41       1         8P       48	RG	29	I								
V48       27       1       0.1-μF capacitor from V48 to AG2 placed as close to the device as possible.         V5       25       1       External +5V analog supply.Connects to the internal analog power bus. This supplies the LED output drivers and internal analog circuits. A 0.1-μF de-coupling capacitor should terminate as close to this node and the AC pin as possible.         VL       54       1       External +3.3V logic supply. This pin connects to the internal logic power bus. This is the supply voltage for the internal device logic. A 0.1-μF de-coupling capacitor should terminate as close to this node and the DG pin as possible. This pin can be powered from V5 by using a 4.22-kΩ resistor from V5 to VL         PORT ANALOG SIGNALS       I       External +3.3V logic supply. This pin connects to the internal logic power bus. This is the supply voltage for the possible. This pin can be powered from V5 by using a 4.22-kΩ resistor from V5 to VL         PORT ANALOG SIGNALS       I       Port positive. +48V load sense pin. Terminal voltage is monitored and controlled differentially with respect to <i>i</i> Optionally, if the application warrants it, this high-side path can be protected with the use of a self-resetting porture.         6P       40       I         7P       41       I         8P       48       I         1N       2       I         2N       7       I         3N       10       I         4N       15       I         For negative. </td <td>V10</td> <td>28</td> <td>0</td> <td>should not be tied to any external supplies. A 0.1-µF de-coupling capacitor should terminate as close to this</td>	V10	28	0	should not be tied to any external supplies. A 0.1-µF de-coupling capacitor should terminate as close to this							
V5       25       1       and intermal analog circuits. A 0.1-μF de-coupling capacitor should terminate as close to this node and the AC pin as possible.         VL       54       1       External +3.3V logic supply. This pin connects to the internal logic power bus. This is the supply voltage for this node and the DG pin as possible. This pin can be powered from V5 by using a 4.22-kΩ resistor from V5 to VL         PORT ANALOG SIGNALS       1       Image: Comparison of the terminate as close to this node and the DG pin as possible. This pin can be powered from V5 by using a 4.22-kΩ resistor from V5 to VL         PORT ANALOG SIGNALS       1       1       1         2P       8       1       1         3P       9       1       1         4P       16       1       0ptionalty, if the application warrants it, this high-side path can be protected with the use of a self-resetting porture.         6P       40       1         7P       41       1         8P       48       1         1N       2       1         2N       7       1         3N       10       1         4N       15       1         6N       39       1         7N       42       1	V48	27	I								
VL       54       I       internal device logic. A 0.1-μF de-coupling capacitor should terminate as close to this node and the DG pin as possible. This pin can be powered from V5 by using a 4.22-kΩ resistor from V5 to VL         PORT ANALOG SIGNALS       I       I       I       I         1P       1       1       I       I       Image: Signal state of the powered from V5 by using a 4.22-kΩ resistor from V5 to VL         PORT ANALOG SIGNALS       I       I       I       I       Image: Signal state of the powered from V5 by using a 4.22-kΩ resistor from V5 to VL         1P       1       I       I       Image: Signal state of the powered from V5 by using a 4.22-kΩ resistor from V5 to VL         2P       8       I       Image: Signal state of the powered from V5 by using a 4.22-kΩ resistor from V5 to VL         3P       9       I       Image: Signal state of the powered from V5 by using a 4.22-kΩ resistor from V5 to VL         4P       16       I       Port positive. +48V load sense pin. Terminal voltage is monitored and controlled differentially with respect to respect to respect to the powered from V5 to VL         6P       40       I       Image: Signal state of the powered from V5 to VL         7P       41       I       Image: Signal state of the power	V5	25	I	and internal analog circuits. A 0.1-µF de-coupling capacitor should terminate as close to this node and the AG1							
1P112P813P914P1615P3316P4017P4118P4811N212N713N1014N1516N3917N421	VL	54	I	External +3.3V logic supply. This pin connects to the internal logic power bus. This is the supply voltage for the internal device logic. A 0.1- $\mu$ F de-coupling capacitor should terminate as close to this node and the DG pin as possible. This pin can be powered from V5 by using a 4.22-k $\Omega$ resistor from V5 to VL							
2P813P914P1615P3316P4017P4118P4811N212N713N1014N1516N3917N421	PORT ANA	LOG S	SIGNAL	S							
3P914P1614P1615P3316P4017P4118P4811N212N713N1014N1516N3917N421	1P	1	Ι								
4P1615P3315P3316P4017P4118P4811N212N713N1014N1515N3416N3917N421	2P	8	Ι								
InNoISP33ISP33IGP40ITP41I8P48I1N2I2N7I3N10I4N15I5N34I6N39I7N42I	3P	9	Ι								
5P       33       1         6P       40       1         7P       41       1         8P       48       1         1N       2       1         2N       7       1         3N       10       1         4N       15       1         5N       34       1         6N       39       1         7N       42       1	4P	16	Ι	Port positive. +48V load sense pin. Terminal voltage is monitored and controlled differentially with respect to <i>n</i> N.							
7P       41       1         8P       48       1         1N       2       1         2N       7       1         3N       10       1         4N       15       1         5N       34       1         6N       39       1         7N       42       1	5P	33	Ι								
8P         48         I           1N         2         I           1N         2         I           2N         7         I           3N         10         I           4N         15         I           5N         34         I           6N         39         I           7N         42         I	6P	40	I								
1N         2         1           1N         2         1           2N         7         1           3N         10         1           4N         15         1           5N         34         1           6N         39         1           7N         42         1	7P	41	Ι								
2N       7       I         3N       10       I         4N       15       I         5N       34       I         6N       39       I         7N       42       I	8P	48	Ι								
3N       10       I         4N       15       I         5N       34       I         6N       39       I         7N       42       I	1N	2	Ι								
4N       15       I         5N       34       I         5N       34       I         6N       39       I         7N       42       I	2N	7	I								
5N         34         1           6N         39         1           7N         42         1	3N	10	Ι								
5N         34         I           6N         39         I           7N         42         I	4N	15	Ι	Port negative48V load return sense pin. The low side of the load is switched and protected with the external							
7N 42 I	5N	34	Ι								
	6N	39	Ι								
	7N	42	Ι								
8N 47 I	8N	47	I								



### **TERMINAL FUNCTIONS (continued)**

TERMIN	IAL		
NAME	PIN	1/0	DESCRIPTION
PORT ANA	LOG S	SIGNAL	S (continued)
1G	3	0	
2G	6	0	
3G	11	0	Port gate. Connect to the gate of an external N-channel MOSFET. During turn-on, this pin is controlled by a
4G	14	0	linear current amplifier (LCA) such that the load current ramps up from zero to a maximum sourcing current of 425 mA. This pin is driven to as high as 10 V. During controlled turn-off, this pin is driven such that the load
5G	35	0	current ramps down from a maximum of 425 mA to zero. The capacitor on the CR pin is utilized to generate the
6G	38	0	ramp control signal voltages. During a fault turn-off this pin is discharged quickly with a low on-resistance internal switch.
7G	43	0	
8G	46	0	
1RS	4	I	
2RS	5	I	
3RS	12	I	
4RS	13	I	Port resistor sense. This is the kelvin sense path for the high potential end of the load current sense resistor. Parameters controlled by the load current sense resistor include: the average undercurrent/overcurrent and
5RS	36	I	peak-load current thresholds, the peak PD inrush current limit during startup, and the nominal classification
6RS	37	I	current levels. Use a 0.5- $\Omega$ load current sense resistor to be compliant to the 802.3 specification levels.
7RS	44	I	
8RS	45	I	
ANALOG	SIGNAL	S	
CR	50	I	Ramp capacitor. During load power up and down, this capacitor is used as the di/dt current slew capacitor. A 1.5-V peak triangular waveform is present on this pin during ramp up/down. Connect a $0.1$ -µF capacitor from this pin to AG2 and a 120-k $\Omega$ resistor at RT to meet the 802.3af specification timing levels.
СТ	52	I	Timing capacitor. This capacitor and the resistor on the RT pin set the internal clock frequency of the device. This clock is used for the internal state machine, integrating A/D counters, POR time-out, and fault and delay timers of each port. Use a 100-pF to 470-pF capacitor for CT and a 120-k $\Omega$ resistor on RT to set the internal clock in a range of 100 kHz to 500 kHz. This timing can be overridden by driving the CT pin with a 0 V to 5 V square wave with a frequency from 0 kHz to 500 kHz.
CINT	30	I	This capacitor is used for the ramp A/D converter signal integration. Connect a 0.033-µF capacitor from this pin to RG. For minimal errors due to dielectric absorption, use a poly or Teflon capacitor type. Ceramic types can be used, but note the increased conversion error.
L1	17	0	
L2	18	0	
L3	19	0	
L4	20	0	LED lamp drivers. Dual or single color LEDs can be connected to each of these pins. Each pin indicates the
L5	21	0	state of the corresponding port. This is a tri-state port that is under full control of the host micro-controller. As such it can also be used as a data port, or general-purpose output driver.
L6	22	0	
L7	23	0	
L8	24	0	
RD	32	I	The discovery current-sense resistor is connected in the path from the RD pin to RG ground. The discovery current-sense resistor sets the discovery value to $25$ -k $\Omega$ (nominal) when a $665$ - $\Omega$ value is used. For best noise performance, de-couple this pin with a $0.68$ - $\mu$ F, ceramic capacitor to RG ground.
RT	31	I	Bias set resistor. This resistor sets all precision bias currents within the device. This pin is forced to an internal 1.25-V reference voltage level. The current that flows into this resistor due to the applied 1.25-V bias is replicated and used throughout the device. This resistor also works in conjunction with the capacitors on CR, CT and CINT to set internal timing values. Use a 120-k $\Omega$ resistor to be compliant to the requirements of 802.3af.




### **TERMINAL FUNCTIONS (continued)**

TERMINAL			PERCENTION
NAME	PIN	I/O	DESCRIPTION
DIGITAL S	IGNAL	S	
A1	64	Ι	
A2	63	Ι	
A3	62	Ι	Addresses 1 through 5. This is the I <sup>2</sup> C address select input. Select the appropriate binary address on these pins by connecting this pin to device ground for a logic low and tying this pin to the VL pin for a logic high.
A4	61	Ι	
A5	60	Ι	
EN	53	Ι	This pin is normally to be held low. It has been reserved for future expansion of the TPS238x device family
INTB	59	0	This is an open drain output that goes low if a fault condition is produced on any of the eight ports.
PORB	49	I	This pin can be used to override the internal POR. When held low, the $I^2C$ interface, all the state machines, and registers are held in reset. When all internal and external supplies are within specification, and this pin is set to a logic high level, the POR delay begins. The $I^2C$ interface and registers becomes active within eight CLK periods of this event and communications to read or preset registers can begin. The reset delay for the remainder of the device then extinguishes within 65536 CLK periods.
SCL_I	55	I	Serial clock input pin for the I <sup>2</sup> C interface.
SDA_I	58	I	Serial data input pin for the I <sup>2</sup> C interface. When jumpered with the SDA_O pin, this connection becomes the standard bi-directional serial data line (SDA).
SDA_O	57	0	Serial data open drain output for the I <sup>2</sup> C interface. When jumpered with the SDA_I pin, this connection becomes the standard bi-directional serial data line (SDA). This is a high-voltage open drain output that can drive opto-coupler LEDs directly from the +48-V bus with an external, series current limiting resistor.

### PACKAGE DESCRIPTION

**PM PACKAGE** (TOP VIEW)





The TPS2383A/B architecture has been designed to work efficiently with simple low-cost controllers such as those in the MSP430 family of devices. Reference design and code examples for complete PSE management are available from TI for the TPS2383A/B/MSP430 chipset solution.

The PSEPM discovery method, as defined in the IEEE 802.3af Standard, uniquely identifies a powered device  $25 \text{-k}\Omega$  – resistor. Use of low-level probe signals during discovery prevents damage to non-802.3 devices. The use of a point-to-point slope detection method for the PD  $25\text{-k}\Omega$  resistor measurement allows accurate detection, even if series steering diodes are present at the PD. For legacy loads, capacitive detection can be enabled. In this mode the TPS2383A/B A/D is used to measure the loads capacitive value.

After a successful discovery of the PD, the TPS2383A/B has a classification feature to identify the expected PD power level based on a current signature from the PD. The classification current level is measured at a reduced terminal voltage of 17.5 V and classified with 12 bits of resolution. The controller can then use this information to classify per the levels of the IEEE 802.3af standard or use levels custom to the application. Knowledge of the expected load power allows the power sourcing equipment to be built with a smaller and less expensive system power supply. For installations where classification is not needed, and reduced power-up time is desired, classification can be bypassed by setting the appropriate bits in the per-port write register.

In classification and powered modes, the PSEPM drives an external low side N-channel MOSFET for control of the 48-V return line. The use of an external N-channel MOSFET enables selection of very low  $R_{DS(on)}$  devices to minimize board power dissipation in enclosures that may be controlling 100's of ports. Current sensing is performed with a low value resistor, again minimizing board power dissipation. In discovery mode, due to the very low current used, an internal N-channel MOSFET is utilized in conjunction with an external, high value, current sense resistor.

The TPS2383A/B identifies all fault conditions defined in the PoE IEEE 802.3af Standard. The monitored conditions include input undervoltage lockout (UVLO), output undervoltage (UV) and overvoltage (OV), average and peak overcurrent detection, average undercurrent detection, and run current. If a fault condition is detected during power ramp or at any other time, the PSEPM circuit breaks by disconnecting the 48-V return line and then updates the fault status of the corresponding port register. When the TPS2383A/B is disabled the PSEPM ramps the current down at a controlled rate and the PSEPM changes states to a lower power sleep mode.

To maintain full compliance to Underwriters Laboratory (UL), IEC950 SELV and NEMKO safety standards an optional, low cost self-resetting PTC fuse can be added to the unswitched +48-V line to protect the system supply and wiring infrastructure from secondary building wiring faults.

When the PSEPM is enabled and a PD is discovered and optionally classified, power is ramped to the PD at a controlled current ramp rate to reduce EMI. Upon completion of the current ramp up, the port current remains limited at less than 400 mA. Upon startup the port can remain in current limit for a timed value of 50 ms which allows the bulk filter capacitance of the PD to charge. Once a PD is successfully powered and the external N-channel MOSFET is fully on, the average and peak current to the PD is continuously monitored. A disconnected load is detected if the average current falls below 10 mA. An overcurrent is detected if the average current exceeds 375 mA. If any of these conditions exist, status bits are set in the per-port read register set and the power is removed from the load.

For maximum rejection of external wiring and power supply noise sources during the measurement of line current, voltage, resistance or capacitance in discovery, classification and powered modes, a proprietary low noise A/D converter is used. Converted measurements are processed and compared with digital set-points for limit compliance. The 12-bit conversion of this data-acquisition system is available through the read register enabling measurement of the discovery resistance, classification current and powered mode port running current and voltage. This is a valuable feature in ethernet switch management as it allows monitoring of real-time parameters across the system network.

The TPS2383A/B is available in a full function 64 pin LQFP package.




SLUS565F – JULY 2003 – REVISED DECEMBER 2004

### **TPS2383A/B Evaluation Board**


The full performance features of the TPS2383A/B/MSP430 chipset can be demonstrated with the TPS2383A/BEVM–001 evaluation board. The TPS2383A/BEVM–001 is a scaleable system that can be expanded to support 48 ports using a single microcontroller. This evaluation design can be used as a hardware/firmware template for modification to specific customer requirements. Please contact Texas Instruments or refer to the TPS2383A/BEVM–001 Users Guide (SLUU177) for complete information.







SLUS565F - JULY 2003 - REVISED DECEMBER 2004



### **TPS2383A/B BLOCK DIAGRAM – SHARED PORT ANALOG RESOURCES**



### SEPM STATE MACHINES

The TPS2383A/B has circuit resources that are common to each port and circuit resources that are shared by all ports. Five independent state machines are used to control the common and shared PSEPM resources. Port control, UV/OV/OC and overload protection are all features that are common to each port. Data acquisition and power ramping are shared functions for all the ports.

The master sequencer state machine is used to index the port presently being serviced and to distribute the shared resources to the currently selected port. The single master sequencer is responsible for incrementally accessing ports 1 through 8 and allowing those ports to process register data when they are accessed. Ports 1 through 8 each have a port sequencer, which controls all the power enabling and fault protection functions of the port per the register commands. The A/D has an A/D Sequencer that triggers, cycles and signals the port and master sequencer upon completion. The ramp sequencer controls the power ramping resource and is triggered by the port and master sequencer and provides a completion signal when power ramping is over.

Upon power-up the master sequencer is enabled and running after a POR delay and begins acting on register commands. A shorter POR delay releases the reset on the I<sup>2</sup>C function and registers before the port reset is removed. This arrangement allows for register setup and polling over the I<sup>2</sup>C bus quickly upon power up but ensures that power cannot be applied until the power supply is fully energized and stable. The default power-up state for all command registers is a null condition. The state sequence order of the TPS2383A/B is discovery, classification and power delivery if a POE compliant device is detected on the other end of the data cable.

The master sequencer powers-up in a default free-running mode. The TPS2383A/B also has a JOG mode. By setting the JOG\_MODE register bit high, the master sequencer then no longer runs freely, but increments to the next sequential port each time the JOG register bit is set to a logic 1. The JOG bit is self-cleared once the port increments to the next position.

Sequencing starts with port 1 and ends with port 8 and then repeats. The port sequencer signals status information to the master sequencer and skips over disabled ports. When the master sequencer detects an enabled port, it pauses at that port until discovery, classification and power-up is complete before proceeding to the next. When the master sequencer reaches a powered port, it pauses and take a reading of the ports run-time current and/or voltage before proceeding to the next port. When a powered PD load is disconnected, the disconnect event can be detected the next time that port is selected by the master sequencer. When the master sequencer selects that port. An overcurrent fault event shuts down the offending port independent of any sequencer state.

### DUAL COLOR LED DRIVERS

The LED driver pins (L1 through L8) can be used to drive single or dual, color LEDs. These LEDs are intended to provide installation or service personnel with the necessary information to install and troubleshoot the system infrastructure. The L*n* pins have internal tri-state drivers. These LEDs can be controlled directly from the  $I^2C$  registers. The reset state of all the LEDs is tri-state. Cross-conduction logic disables both internal high- and low-side MOSFETS if an attempt is made to enable both transistors on a given port. These are high current (10-mA) drivers that can be used for other applications such as the drive of optocouplers or electromechanical devices, or can just be used as an 8-bit data port.



### I<sup>2</sup>C INTERFACE

The serial interface used in the TPS2383A/B is a standard two-wire I<sup>2</sup>C slave architecture core. The standard bi-directional SDA lines of the I<sup>2</sup>C architecture are broken out into an independent input and output path. This feature simplifies, earth grounded, controller applications that require opto-isolators to keep the 48-V return of the ethernet power system floating. For applications where opto-isolation is not required, the bi-directional property of the SDA line can be restored by connecting SDA\_I to SDA\_O. The SCL line is a unidirectional input only line as the TPS2383A/B is always accesses as a slave device and it never controls the bus.

Data transfers that require a data-flow reversal on the SDA line are four-byte operations. This occurs during a TPS2383A/B port read access cycle where a slave address byte is sent, followed by a port/register address byte write. A second slave address byte is sent followed by the data byte read using the port/register setup from the second byte in the sequence.

Data write transfers to the TPS2383A/B do not require a data-flow reversal and as such only a three-byte operation is required. The sequence in this case is to send a slave address byte, followed by a write of the port/register address followed by a write of the data byte for the addressed port.

The I<sup>2</sup>C access cycle consists of the following steps 1 through 7 and is also shown in Figure 4.

- 1. Start sequence (S)
- 2. Slave address field
- 3. Read/write
- 4. Acknowledge
- 5. Port/register address or data field
- 6. Acknowledge/not acknowledge
- 7. Stop sequence (P)

The  $I^2C$  interface and the port read write registers are held in active reset until input voltage is within specification and the internal POR timer has timed out.

### Start/Stop


The high-to-low transition of SDA while SCL is high defines the start condition. The low-to-high transition of SDA while SCL is high defines the stop condition. The master device initiates all start and stop conditions.

A first serial packet enclosed within start and stop bits, consists of a seven-bit address field, read/write bit, and the acknowledge bit. The acknowledge bit is always generated by the device receiving the address or data field. Five of the seven address bits are used by the TPS2383A/B. The sixth and seventh bit is a placeholder for future expansion. During a write operation to the TPS2383A/B from the master device, the data field is eight bits. During a read operation where the TPS2383A/B is writing to the master device, the data field is also eight bits.





SLUS565F – JULY 2003 – REVISED DECEMBER 2004



UDG-03060

Figure 1. I<sup>2</sup>C Read/Write Cycles



### **Chip Address**

The address field of the TPS2383A/B is eight bits and contains five bits of device address select, a read/write bit, and two reserved bits per Table 1. The leading two bits are reserved for future port expansion, and must be set to 0 for address acknowledge. The five device address select bits follow this. These bits are compared against the hard-wired state of the corresponding, device address select pins (A1 through A5). When the field contents are equivalent to the pin logic states, the device is addressed. These bits are followed by a least significant bit (LSB), which is used to set the read or write condition (1 for read and 0 for write). Following a start condition and an address field, the TPS2383A/B responds with an acknowledgement by pulling the SDA line low during the ninth clock cycle if the address field is equivalent to the value programmed by the pins. The SDA line remains a stable low while the ninth clock pulse is high.

BIT	FUNCTION
A7	Future expansion set to 0
A6	Future expansion set to 0
A5	Device address. Compared with A5
A4	Device address. Compared with A4
A3	Device address. Compared with A3
A2	Device address. Compared with A2
A1	Device address. Compared with A1
A0	Read/write

Table	1.	Address	Selection	Field
-------	----	---------	-----------	-------

#### **Port/Register Cycle**

After the chip address cycle, the TPS2383A/B accepts eight bits of port/register select data as defined in Table 2. The SCL line high-to-low transition after the eighth data bit then latches the selection of the appropriate internal register for the follow on data read or write operation. After latching the eight-bit data field, the TPS2383A/B pulls the SDA line low for one clock cycle.

#### **Data Write Cycle**

For a data write sequence, after the Port/Register address cycle, the TPS2383A/B accepts the eight bits of data. The data is latched into the previously selected Write Register, and the TPS2383A/B generates a data acknowledge pulse by pulling the SDA line low for one clock cycle. To reset the interface, the host or master subsequently generates a Stop bit by releasing the SDA line during the clock-high portion of an SCL pulse.



### Data Read Cycle

For a data read sequence, after the register acknowledge bit, the master device generates a Stop condition. This is followed by a second Start condition, and retransmitting the device address as described in Chip Address above. For this cycle, however, the R/W bit is set to a 1 to signal the read operation. The TPS2383A/B again responds with an acknowledge pulse. The address acknowledge is then followed by sequentially presenting each of the eight data bits on the SDA line (MSB first), to be read by the host device on the rising edges of SCL. After eight bits are transmitted, the host acknowledges by pulling the SDA line high for one clock pulse. The completed data transfer is terminated with the host generating a Stop condition.

BIT	FUNCTION	STATE
D7	Future expansion	
D6	Future expansion	
D5	R2, register select MSB	000 = Control (common Write register) 001 = Port Status (per port Read register)
D4	R1, register select	010 = Port Control (per port Write register) 011 = A2D Register low byte (common read register)
D3	R0, register select LSB	100 = A2D Register high byte (common read register) 101 = Chip identification/revision (common read register)
D2	P2, port address MSB	000 = Port 1 001 = Port 2 010 = Port 3
D1	P1, port address	011 = Port 4 100 = Port 5
D0	P0, port address LSB	101 = Port 6 110 = Port 7 111 = Port 8

### Table 2. Register/Port Addressing

# Table 3. Common Control Write Register, Register Address = 000 (Common Register)

BIT	FUNCTION	STATE	PRESET STATE
D7	Jog_mode	0 = Normal mode 1 = Jog mode	0
D6	Jog	<ul> <li>0 = Don't jog</li> <li>1 = Jog. This bit is self-clearing. It does not need to be reset to a 0 for each new jog.</li> </ul>	0
D5	Bypass ramp	<ul><li>0 = Normal mode</li><li>1 = Bypass power-up ramp and powered mode for all ports</li></ul>	0
D4	Disconnect disable	<ul> <li>0 = Normal mode</li> <li>1 = Disable the effect of the logic signal from the Disconnect detection circuits. This is an expansion function for future parts. This bit should be set to a logic 1</li> </ul>	0
D3	Bypass discovery	<ul><li>0 = Normal mode</li><li>1 = Bypass discovery mode.</li></ul>	0
D2	Bypass sample	<ul><li>0 = Normal mode</li><li>1 = Bypass current sample of all powered ports.</li></ul>	0
D1	Bypass classification	<ul><li>0 = Normal mode</li><li>1 = Bypass classification of all ports.</li></ul>	0
D0	Discovery fault disable	<ul> <li>0 = Normal mode</li> <li>1 = Disable the effect of the logic signal from the Discovery circuits. This is an expansion function for future parts. This bit should be set to a logic 1.</li> </ul>	0



### **Port Status Registers**

The Port Status registers (address 001) contain port specific information regarding the operational or faulted state of each of the eight Ethernet ports, as shown in Tables 4 and 5. In addition, the Port 1 Status register (Register/Port address xx00/1000) bits D6:D3 contain the current usage information of some of the common hardware resources, as they are accessed in the servicing of the port presently selected by the master sequencer.

BIT	FUNCTION	STATE	PRESET STATE
D7	Port service	<ul><li>0 = Port not selected</li><li>1 = Port selected and being serviced</li></ul>	0
D6	Down	<ul><li>0 = Selected port is being ramped up</li><li>1 = Selected port is not being ramped up</li></ul>	1
D5	Ramp ServiceB	<ul><li>0 = Selected port is using the RAMP module</li><li>1 = Selected port is not using the RAMP module</li></ul>	1
D4	Current SampleB	<ul><li>0 = Selected port current is being acquired</li><li>1 = Selected port current is not being acquired</li></ul>	1
D3	A to D ServiceB	<ul> <li>Discovery/classification data acquisition in process</li> <li>A/D not performing a discovery/classification</li> </ul>	1
D2	Fault status (MSB)	000 = Reset state 001 = UV/OV fault/spike	
D1	Fault status	010 = UV/OV spike 100 = Overload fault 101 = Discovery Fail	000
D0	Fault status (LSB)	110 = Load disconnect 111 = Reserved for future	

# Table 4. Port Status Port 1 Read Register, Register Address = 001, Port Address = 000



# Table 5. Port Status Read Register, Register Address = 001, Port Address = 001-111 (Port 2 through Port 8)

BIT	FUNCTION	STATE	PRESET STATE
D7	Port service	<ul><li>0 = Port not selected</li><li>1 = Port selected and being serviced</li></ul>	0
D6	Spare		0
D5	Spare		1
D4	Spare		1
D3	Spare		1
D2	Fault status (MSB)	000 = Reset state 001 = UV/OV fault/spike	
D1	Fault status	010 = UV/OV spike 100 = Overload fault 101 = Discovery Fail	000
D0	Fault status (LSB)	110 = Load disconnect 111 = Reserved for future	

### **Port Control Registers**

The Port Control registers' (address 010) bit maps are shown in the following tables. These registers contain port specific control bits, accessible over the I<sup>2</sup>C bus, for setting the port powered and port LED modes. To conserve hardware resources, some common control functions have been assigned to available bit locations within these registers. To clarify usage, these common functions are identified as such in the table RANK column.

# Table 6. Port Control Write Register, Register Address = 010, Port Address = 000 (Port 1 Register)

ВІТ	FUNCTION	RANK	STATE	PRESET STATE
D7	Port fault disable	Port	<ul><li>0 = Normal mode</li><li>1 = Disable the port overload timer</li></ul>	0
D6	POR disable	Common	<ul><li>0 = Normal POR timing</li><li>1 = Force POR to a non-reset state</li></ul>	0
D5	Software RESET	Common	<ul><li>0 = Normal operation</li><li>1 = Reset all circuits and start a device POR timing cycle</li></ul>	0
D4	LED blink enable	Port	<ul> <li>0 = LED is continuous</li> <li>1 = Blink the enabled LED at a fast-blink rate. Note fast-blink rate (in milliseconds) equivalent to 0.00013 x TPS2383A/B clock (CLK). This could be as fast as 65 ms for a 500-kHz, TPS2383A/B clock.</li> </ul>	0
D3	LED low-side enable	Port	1 = Enable the low-side FET and drive the LED pin low	0
D2	LED high-side enable	Port	1 = Enable the high-side FET and drive the LED pin to V5	0
D1	Enable modes	Port	00 = Port OFF or disable 01 = Discovery – classification – power on sequence	0
D0	Enable modes	Роп	10 = Sample powered-mode current 11 = Power-down an active port	0



# Table 7. Port Control Write Register, Register Address = 010, Port Address = 001 (Port 2 Register)

BIT	FUNCTION	RANK	STATE	PRESET STATE
D7	Overload fault disable	Port	<ul><li>0 = Normal mode</li><li>1 = Disable the port overload timer</li></ul>	0
D6	A/D advance	Common	<ul><li>0 = Normal mode</li><li>1 = Bypass offset correction ramp</li></ul>	0
D5	Class Limit 1	Common	Class Limit2, Class Limit1 0, 0 = 160-mA classification current limit 0, 1 = 80-mA classification current limit 1, 0 = 40-mA classification current limit 1, 1 = 20-mA classification current limit	0
D4	LED blink enable	Port	0 = LED is on continuous. 1 = Blink the enabled LED at a fast-blink rate. Note fast-blink rate (in milliseconds) equivalent to 0.00013 x TPS2383A/B clock (CLK). This could be as fast as 65 ms for a 500-kHz, TPS2383A/B clock.	0
D3	LED low-side enable	Port	1 = Enable the low-side FET and drive the LED pin low	0
D2	LED high-side enable	Port	1 = Enable the high-side FET and drive the LED pin to V5	0
D1	Enable modes	Port	00 = Port OFF or disable 01 = Discovery – classification – power on sequence	0
D0	Enable modes	Poli	10 = Sample powered-mode current 11 = Power-down an active port	U

# Table 8. Port Control Write Register, Register Address = 010, Port Address = 010 (Port 3 Register)

BIT	FUNCTION	RANK	STATE	PRESET STATE
D7	Overload fault disable	Port	<ul><li>0 = Normal mode</li><li>1 = Disable the port overload timer</li></ul>	0
D6	Discovery hold	Common	0 = Normal mode 1 = Hold A/D after detection	0
D5	Class Limit 2	Common	Class Limit2, Class Limit1 0, 0 = 160-mA classification current limit 0, 1 = 80-mA classification current limit 1, 0 = 40-mA classification current limit 1, 1 = 20-mA classification current limit	0
D4	LED blink enable	Port	0 = LED is on continuous. 1 = Blink the enabled LED at a fast-blink rate. Note fast-blink rate (in milliseconds) equivalent to 0.00013 x TPS2383A/B clock (CLK). This could be as fast as 65 ms for a 500-kHz TPS2383A/B clock.	0
D3	LED low-side enable	Port	1 = Enable the low-side FET and drive the LED pin low	0
D2	LED high-side enable	Port	1 = Enable the high-side FET and drive the LED pin to V5	0
D1	Enable modes	Port	00 = Port OFF or disable 01 = Discovery – classification – power on sequence	0
D0	Enable modes	РОП	10 = Sample powered-mode current 11 = Power-down an active port	0



# Table 9. Port Control Write Register, Register Address = 010, Port Address = 011 (Port 4 Register)

BIT	FUNCTION	RANK	STATE	PRESET STATE
D7	Overload fault disable	Port	<ul><li>0 = Normal mode</li><li>1 = Disable the port overload timer</li></ul>	0
D6	Overvoltage fault disable	Common	<ul><li>0 = Normal mode</li><li>1 = Disable all ports overvoltage timer</li></ul>	0
D5	A/D input select	Common	<ul><li>0 = Normal mode - select port currents</li><li>1 = Select port voltage</li></ul>	0
D4	LED blink enable	Port	<ul> <li>0 = LED is on continuous.</li> <li>1 = Blink the enabled LED at a "fast blink" rate. Note "fast blink" rate (in milliseconds) equivalent to 0.00013 x TPS2383A/B clock (CLK). This could be as fast as 65ms for a 500 kHz TPS2383A/B clock.</li> </ul>	0
D3	LED low-side enable	Port	1 = Enable the low-side FET and drive the LED pin low	0
D2	LED high-side enable	Port	1 = Enable the high-side FET and drive the LED pin to V5	0
D1		Port	00 = Port OFF or disable 01 = Discovery – classification – power on sequence	0
D0	Enable modes	Ροπ	10 = Sample powered-mode current 11 = Power-down an active port	0

# Table 10. Port Control Write Register, Register Address = 010, Port Address = 100 (Port 5 Register)

BIT	FUNCTION	RANK	STATE	PRESET STATE
D7	Overload fault disable	Port	<ul><li>0 = Normal mode</li><li>1 = Disable the port overload timer</li></ul>	0
D6	Undervoltage fault disable	Common	<ul><li>0 = Normal mode</li><li>1 = Disable all ports undervoltage timers</li></ul>	0
D5	Spare			0
D4	LED blink enable	Port	<ul> <li>0 = LED is on continuous.</li> <li>1 = Blink the enabled LED at a "fast blink" rate. Note "fast blink" rate (in milliseconds) equivalent to 0.00013 x TPS2383A/B clock (CLK). This could be as fast as 65ms for a 500 kHz TPS2383A/B clock.</li> </ul>	0
D3	LED low-side enable	Port	1 = Enable the low-side FET and drive the LED pin low	0
D2	LED high-side enable	Port	1 = Enable the high-side FET and drive the LED pin to V5	0
D1	Enable modes	Port	00 = Port OFF or disable 01 = Discovery – classification – power on sequence	0
D0		FUIL	10 = Sample powered-mode current 11 = Power-down an active port	U



### Table 11. Port Control

### Write Register, Register Address = 010, Port Address = 101-111, (Port 6 through Port 8 Registers)

BIT	FUNCTION	RANK	STATE	PRESET STATE
D7	Overload fault disable	Port	<ul><li>0 = Normal mode</li><li>1 = Disable the port overload timer</li></ul>	0
D6	Spare			0
D5	Spare			0
D4	LED blink enable	Port	<ul> <li>0 = LED is on continuous.</li> <li>1 = Blink the enabled LED at a "fast blink" rate. Note "fast blink" rate (in milliseconds) equivalent to 0.00013 x TPS2383A/B clock (CLK). This could be as fast as 65ms for a 500 kHz TPS2383A/B clock.</li> </ul>	0
D3	LED low-side enable	Port	1 = Enable the low-side FET and drive the LED pin low	0
D2	LED high-side enable	Port	1 = Enable the high-side FET and drive the LED pin to V5	0
D1	- Fachla madaa	Dort	00 = Port OFF or disable 01 = Discovery – classification – power on sequence	0
D0	Enable modes	Port	<ul><li>10 = Sample powered-mode current</li><li>11 = Power-down an active port</li></ul>	0

#### **Run Current/Voltage**

During power delivery, the average value of the port running current or voltage is available from the read register. The slope type converter used produces 12 bits of input offset corrected conversion with a typical integration or averaging period of approximately one line cycle (16 ms). The actual averaging period is set by the CLK frequency and is equivalent to 8192 periods of that frequency. The lower eight bits of this conversion are available at the port register 011. The remaining upper four bits and A/D status bits are available at register 100. The converter span is 4096 bits. The A/D conversion port displays the real time counter output and holds the final static value at the completion of conversion



SLUS565F - JULY 2003 - REVISED DECEMBER 2004

### FUNCTIONAL DESCRIPTION

#### PRESET FUNCTION STATE BIT STATE D7 A2D bit 7 D6 A2D bit 6 D5 A2D bit 5 D4 A2D bit 4 A/D lower bits D3 A2D bit 3 D2 A2D bit 2 D1 A2D bit 1 D0 A2D bit 0

# Table 12. Common Analog to Digital Conversion Port Read Register, Register Address = 011

# Table 13. Common Analog to Digital Conversion PortRead Register, Register Address = 100


BIT	FUNCTION	STATE	PRESET STATE
D7	A2D zero cross	<ul> <li>0 = CINT is above zero threshold</li> <li>1 = CINT is below zero threshold</li> </ul>	
D6	A2D overflow	1 = A2D overflow detected	
D5	Reserved for test		
D4	Reserved for test		
D3	A2D bit 11		
D2	A2D bit 10		
D1	A2D bit 9	A/D upper bits	
D0	A2D bit 8		

#### Table 14. Chip Identification/Revision Read Register, Register Address = 101

ВІТ	FUNCTION	STATE	PRESET STATE
D7	Rev ID MSB		
D6	Rev ID		
D5	Rev ID LSB		
D4	Device ID MSB		0
D3	Device ID	Internally hardwired (function of revision)	
D2	Device ID		
D1	Device ID		1
D0	Device ID LSB		0



SLUS565F - JULY 2003 - REVISED DECEMBER 2004



### **APPLICATION INFORMATION**

Figure 2. System Block Diagram



SLUS565F - JULY 2003 - REVISED DECEMBER 2004





Figure 3. Typical Eight-Port Application



SLUS565F - JULY 2003 - REVISED DECEMBER 2004



UDG-03065

Figure 4. Using Optoisolators for I2C Bus/System Ground Isolation



SLUS565F – JULY 2003 – REVISED DECEMBER 2004




Figure 5. V5 and VL Generation from Single +48-V Supply




### **MECHANICAL DATA**

MTQF008A - JANUARY 1995 - REVISED DECEMBER 1996

### PM (S-PQFP-G64)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated