Nuvoton 1T 8051-based Microcontroller

N76E616

Datasheet

TABLE OF CONTENTS

1. GENERAL DESCRIPTION

The N76E616 is an embedded flash type, 8-bit high performance 1T 8051-based microcontroller. The instruction set is fully compatible with the standard 80C51 and performance enhanced.

The N76E616 contains an up to 18K Bytes of main Flash called APROM, in which the contents of User Code reside. The N76E616 Flash supports In-Application-Programming (IAP) function, which enables on-chip firmware updates. IAP also makes it possible to configure any block of User Code array to be used as non-volatile data storage, which is written by IAP and read by IAP or MOVC instruction. There is an additional Flash called LDROM, in which the Boot Code normally resides for carrying out In-System-Programming (ISP). The LDROM size is configurable with a maximum of 4K Bytes. To facilitate programming and verification, the Flash allows to be programmed and read electronically by parallel Writer or In-Circuit-Programming (ICP). Once the code is confirmed, user can lock the code for security.

The N76E616 provides rich peripherals including 256 Bytes of SRAM, 256 Bytes of auxiliary RAM (XRAM), up to 46 general purpose I/O, two 16-bit Timers/Counters 0/1, one 16-bit Timer 2 group with four auto-reload or PWM timers, one Watchdog Timer (WDT), one Self Wake-up Timer (WKT), one 16-bit auto-reload Timer 3 for general purpose or baud rate generator, two UARTs with frame error detection and automatic address recognition, one I^2C, eight-channel shared pin interrupt for all I/O, one 10-bit ADC, and the LCD driver for up to 180 pixels. The peripherals are equipped with 17 sources with 4-level-priority interrupts capability.

The N76E616 is equipped with five clock sources and supports switching on-the-fly via software. The four clock sources include 2 MHz to 16 MHz high-speed external crystal/resonator, 32.768 kHz low-speed external crystal/resonator, external clock input, 10 kHz internal oscillator, and one 11.059 MHz internal precise oscillator that is factory trimmed to ±1% at room temperature. The N76E616 provides additional power monitoring detection such as power-on reset and 4-level brown-out detection, which stabilizes the power-on/off sequence for a high reliability system design.

The N76E616 microcontroller operation consumes a very low power with two economic power modes to reduce power consumption — Idle and Power-down mode, which are software selectable. Idle mode turns off the CPU clock but allows continuing peripheral operation. Power-down mode stops the whole system clock for minimum power consumption. The system clock of the N76E616 can also be slowed down by software clock divider, which allows for flexibility between execution performance and power consumption.

With high performance CPU core and rich well-designed peripherals, the N76E616 benefits to meet a general purpose, home appliances, or motor control system accomplishment.

2. FEATURES

- CPU:
  - Fully static design 8-bit high performance 1T 8051-based CMOS microcontroller.
  - Instruction set fully compatible with MCS-51.
  - 4-priority-level interrupts capability.
  - Dual Data Pointers (DPTRs).
- Operating:
  - Wide supply voltage from 2.4V to 5.5V.
  - Wide operating frequency up to 16 MHz.
  - Industrial temperature grade: -40℃ to +105℃.
- Memory:
  - Up to 18K Bytes of APROM for User Code.
  - Configurable 4K/3K/2K/1K Bytes of LDROM, which provides flexibility to user developed Boot Code.
  - Flash Memory accumulated with pages of 256 Bytes each.
  - Built-in In-Application-Programmable (IAP).
  - Flash Memory 20,000 writing cycle endurance.
  - Code lock for security.
  - 256 Bytes on-chip RAM.
  - Additional 256 Bytes on-chip auxiliary RAM (XRAM) accessed by MOVX instruction.
  - UID (unique code).
- Clock sources:
  - 11.059 MHz high-speed internal oscillator trimmed to ±1% in room temperature, ±5% in full voltage and full temperature condition.
  - 10 kHz low-speed internal oscillator.
  - 2 MHz to 16 MHz high-speed external crystal/resonator.
  - 32.768 kHz low-speed external crystal / resonator.
  - External clock input.
  - On-the-fly clock source switch via software.
  - Programmable system clock divider up to 1/512.

- Peripherals:
  - Up to 45 general purpose I/O pins and one input-only pin. Four pins provide normal/high current selected via software.
  - Standard interrupt pins $\overline{INT0}$ and $\overline{INT1}$.
  - Two 16-bit Timers/Counters 0 and 1 compatible with standard 8051.
  - One 16-bit Timer 2 group with four timers 2A/2B/2C/2D, auto-reload mode and PWM mode supported.
  - One 16-bit auto-reload Timer 3, which can be the baud rate clock source of UARTs.
  - One programmable Watchdog Timer (WDT) clocked by 10 kHz internal source, functions as time-out reset timer or general purpose timer.
  - One dedicated Self Wake-up Timer (WKT) for self-timed wake-up for power-reduced modes.
  - Two full-duplex UART ports with frame error detection and automatic address recognition.
  - One I^2C bus with master and slave modes, up to 400 kbps data rate.
  - Eight channels of pin interrupt, shared for all I/O ports, with variable configuration of edge/level detection.
  - One 10-bit ADC, up to 300 ksps sampling rate, with hardware conversion result compare.
  - LCD driver with 4 COM / 32 SEG or 6 COM / 30 SEG configuration.
- Power management:
  - Two power reduced modes: Idle and Power-down mode.
- Power monitor:
  - Brown-out detection (BOD) with low power mode available, 4-level selection, interrupt or reset options.
  - Power-on reset (POR).
- Strong ESD and EFT immunity.
- Development Tools:
  - Nuvoton Nu-Link On-Chip-Debugger (OCD) with KEIL™ development environment.
  - Nuvoton Nu-Link In-Circuit-Programmer (ICP).
  - Nuvoton In-System-Programming (ISP) via UARTs.
- Part numbers and packages:

Part Number	APROM	LDROM	Package
N76E616AL48	18K Bytes shared with LDROM	Up to 4K Bytes	LQFP 48
N76E616AF44	18K Bytes shared with LDROM	Up to 4K Bytes	PQFP 44
N76E616AM44	18K Bytes shared with LDROM	Up to 4K Bytes	LQFP 44

3. BLOCK DIAGRAM

Figure 3.1 shows the N76E616 functional block diagram and gives the outline of the device. User can find all the peripheral functions of the device in the diagram.



Figure 3.1. Function Block Diagram

4. PIN CONFIGURATION



Figure 4.1. Pin Assignment of LQFP-48 Package



Figure 4.2 Pin Assignment of PQFP-44 Package



Figure 4.3 Pin Assignment of LQFP-44 Package

Table 4–1. Pin Description

Pin Number		Symbol	Multi-Function Description[1]
PQFP44 LQFP44	LQFP48		
40	44	VDD	**POWER SUPPLY:** Supply voltage V_{DD} for operation.
41	45	GND	**GROUND:** Ground potential.
P0[7:0]			**P0:** Port 0 is a bit-addressable, 8-bit I/O port. After reset, all pins are in input-only mode.
39	43	P0.0/AIN0/T0	**P0.0:** Port 0 bit 0.
			AIN0: ADC input channel 0.
			T0: External count input to Timer/Counter 0 or its toggle output.
38	42	P0.1/AIN1/ $\overline{INT0}$	**P0.1:** Port 0 bit 1.
			AIN1: ADC input channel 1.
			$\overline{\textbf{INT0}}$**:** External interrupt 0 input.
37	41	P0.2/AIN2	**P0.2:** Port 0 bit 2.
			AIN2: ADC input channel 2.
36	40	P0.3/AIN3	**P0.3:** Port 0 bit 3.
			AIN3: ADC input channel 3.
35	39	P0.4/AIN4	**P0.4:** Port 0 bit 4.
			AIN4: ADC input channel 4.
34	38	P0.5/AIN5	**P0.5:** Port 0 bit 5.
			AIN5: ADC input channel 5.
33	37	P0.6/AIN6	**P0.6:** Port 0 bit 6.
			AIN6: ADC input channel 6.
32	36	P0.7/AIN7/ CLO/SEG31	**P0.7:** Port 0 bit 7.
			AIN7: ADC input channel 7.
			CLO: System clock output.
			SEG31: LCD segment 31 output.
P1[7:0]			**P1:** Port 1 is a bit-addressable, 8-bit I/O port. After reset, all pins are in input-only mode.
1	1	P1.0/COM0	**P1.0:** Port 1 bit 0.
			COM0: LCD common 0 output.
2	2	P1.1/COM1	**P1.1:** Port 1 bit 1.
			COM1: LCD common 1 output.
3	3	P1.2/COM2	**P1.2:** Port 1 bit 2.
			COM2: LCD common 2 output.
4	4	P1.3/ $\overline{INT1}$/ COM3	**P1.3:** Port 1 bit 3.
			$\overline{\textbf{INT1}}$**:** External interrupt 1 input.
			COM3: LCD common 3 output.
8	12	P1.4/T1/SEG7	**P1.4:** Port 1 bit 4.
			T1: External count input to Timer/Counter 1 or its toggle output.
			SEG7: LCD segment 7 output.
9	13	P1.5/T2AO1/ SEG8	**P1.5:** Port 1 bit 5.
			T2AO1: Timer 2A output 1.
			SEG8: LCD segment 8 output.
10	14	P1.6/T2AO2/ SEG9	**P1.6:** Port 1 bit 6.
			T2AO2: Timer 2A output 2.
			SEG9: LCD segment 9 output.
11	15	P1.7/T2BO1/ SEG10	**P1.7:** Port 1 bit 7.
			T2BO1: Timer 2B output 1.
			SEG10: LCD segment 10 output.

Table 4–1. Pin Description

Pin Number		Symbol	Multi-Function Description[1]
PQFP44 LQFP44	LQFP48		
P2[7:0]			**P2:** Port 2 is a bit-addressable, 8-bit I/O port. After reset, all pins are in input-only mode.
12	16	P2.0/T2BO2/ SEG11	**P2.0:** Port 2 bit 0. **T2BO2:** Timer 2B output 2. **SEG11:** LCD segment 11 output.
13	17	P2.1/RXD/ SEG12	**P2.1:** Port 2 bit 1. **RXD:** Serial port 0 receive input. **SEG12:** LCD segment 12 output.
14	18	P2.2/TXD/ SEG13	**P2.2:** Port 2 bit 2. **TXD:** Serial port 0 transmit data output. **SEG13:** LCD segment 13 output.
15	19	P2.3/SDA/ SEG14	**P2.3:** Port 2 bit 3. **SDA:** I^2C data. **SEG14:** LCD segment 14 output.
16	20	P2.4/SCL/ SEG15	**P2.4:** Port 2 bit 4. **SCL:** I^2C clock. **SEG15:** LCD segment 15 output.
17	21	P2.5/SEG16	**P2.5:** Port 2 bit 5. **SEG16:** LCD segment 16 output.
18	22	P2.6/T2CO1/ SEG17	**P2.6:** Port 2 bit 6. **T2CO1:** Timer 2C output 1. **SEG17:** LCD segment 17 output.
19	23	P2.7/T2CO2/ SEG18	**P2.7:** Port 2 bit 7. **T2CO2:** Timer 2C output 2. **SEG18:** LCD segment 18 output.
P3[6:0]			**P3:** Port 3 is a bit-addressable, 7-bit I/O port. P3.6 is a dedicated input-only pin if available.
28	32	P3.0/T2DO1/ SEG27	**P3.0:** Port 3 bit 0. **T2DO1:** Timer 2D output 1. **SEG27:** LCD segment 27 output.
29	33	P3.1/T2DO2/ SEG28	**P3.1:** Port 3 bit 1. **T2DO1:** Timer 2D output 2. **SEG28:** LCD segment 28 output.
30	34	P3.2/XIN/ SEG29	**P3.2:** Port 3 bit 2 available only when HXT, LXT, or ECLK is not used. **XIN:** If HXT or LXT is used, XIN is the input pin to the internal inverting amplifier. If the ECLK mode is enabled, XIN is the external clock input pin. **SEG29:** LCD segment 29 output.
35	35	P3.3/XOUT/ SEG30	**P3.3:** Port 3 bit 3 available when HXT or LXT is not used. **XOUT:** If HXT or LXT is used, XOUT is the output pin from the internal inverting amplifier. It emits the inverted signal of XIN. **SEG30:** LCD segment 30 output.
42	46	P3.4/ICPDA/ OCDDA	**P3.4:** Port 3 bit 4. **ICPDA:** ICP data input or output. **OCDDA:** OCD data input or output.

Table 4–1. Pin Description

Pin Number		Symbol	Multi-Function Description[1]
PQFP44 LQFP44	LQFP48		
43	47	P3.5/ICPCK/ OCDCK	**P3.5:** Port 3 bit 5. **ICPCK:** ICP clock input. **OCDCK:** OCD clock input.
44	48	P3.6/$\overline{RST}$	**P3.6:** Port 3 bit 6 input pin available when RPD (CONFIG0.2) is programmed as 0. **$\overline{RST}$:** $\overline{RST}$ pin is a Schmitt trigger input pin for hardware device reset. A low on this pin resets the device. $\overline{RST}$ pin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.
P4[6:0]			**P4:** Port 4 is a byte-addressable, maximum 7-bit I/O port. After reset, all pins are in input-only mode.
5	5	P4.0/SEG0/ COM4	**P4.0:** Port 4 bit 0. **SEG0:** LCD segment 0 output. **COM4:** LCD common 4 output.
6	6	P4.1/SEG1/ COM5	**P4.1:** Port 4 bit 1. **SEG1:** LCD segment 1 output. **COM5:** LCD common 5 output.
7	7	P4.2/SEG2	**P4.2:** Port 4 bit 2. **SEG2:** LCD segment 2 output.
-	8	P4.3/SEG3	**P4.3:** Port 4 bit 3. **SEG3:** LCD segment 3 output.
-	9	P4.4/SEG4	**P4.4:** Port 4 bit 4. **SEG4:** LCD segment 4 output.
-	10	P4.5/SEG5	**P4.5:** Port 4 bit 5. **SEG5:** LCD segment 5 output.
-	11	P4.6/SEG6	**P4.6:** Port 4 bit 6. **SEG6:** LCD segment 6 output.
P5[7:0]			**P5:** Port 5 is a bit-addressable, 8-bit I/O port. After reset, all pins are in input-only mode.
20	24	P5.0/STADC/ SEG19	**P5.0:** Port 5 bit 0. **STADC:** External start ADC trigger. **SEG19:** LCD segment 19 output.
21	25	P5.1/SEG20	**P5.1:** Port 5 bit 1. **SEG20:** LCD segment 20 output.
22	26	P5.2/SEG21	**P5.2:** Port 5 bit 2. **SEG21:** LCD segment 21 output.
23	27	P5.3/SEG22	**P5.3:** Port 5 bit 3. **SEG22:** LCD segment 22 output.
24	28	P5.4/SEG23	**P5.4:** Port 5 bit 4. **SEG23:** LCD segment 23 output.
25	29	P5.5/SEG24	**P5.5:** Port 5 bit 5. **SEG24:** LCD segment 24 output.
26	30	P5.6/RXD_1/ SEG25	**P5.6:** Port 5 bit 6. **RXD_1:** Serial port 1 receive input. **SEG25:** LCD segment 25 output.
27	31	P5.7/TXD_1/ SEG26	**P5.7:** Port 5 bit 7. **TXD_1:** Serial port 1 transmit data output. **SEG26:** LCD segment 26 output.

[1] All I/O pins can be configured as an interrupt pin. This feature is not listed in multi-function description. See Section 16. "Pin Interrupt" on page 98.



Crystal Frequency	R	C1	C2
2 MHz to 16 MHz	Without	Depending on crystal specifications	
32.768 kHz	Without		

Figure 4.4. Application Circuit with External Crystal

5. MEMORY ORGANIZATION

A standard 80C51 based microcontroller divides the memory into two different sections, Program Memory and Data Memory. The Program Memory is used to store the instruction codes, whereas the Data Memory is used to store data or variations during the program execution.

The Data Memory occupies a separate address space from Program Memory. In N76E616, there are 256 Bytes of internal scratch-pad RAM. For many applications those need more internal RAM, the N76E616 provides another on-chip 256 Bytes of RAM, which is called XRAM, accessed by MOVX instruction.

The whole embedded flash, functioning as Program Memory, is divided into three blocks: Application ROM (APROM) normally for User Code, Loader ROM (LDROM) normally for Boot Code, and CONFIG bytes for hardware initialization. Actually, APROM and LDROM function in the same way but have different size. Each block is accumulated page by page and the page size is 256 Bytes. The flash control unit supports Erase, Program, and Read modes. The external writer tools though specific I/O pins, In-Application-Programming (IAP), or In-System-Programming (ISP) can both perform these modes.

5.1 Program Memory

The Program Memory stores the program codes to execute as shown in Figure 5.1. After any reset, the CPU begins execution from location 0000H.

To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the Program Memory. Each interrupt is assigned with a fixed location in the Program Memory. The interrupt causes the CPU to jump to that location with where it commences execution of the interrupt service routine (ISR). External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine should begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose Program Memory.

The interrupt service locations are spaced at an interval of eight Bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within the 8-Byte interval. However longer service routines should use a JMP instruction to skip over subsequent interrupt locations if other interrupts are in use.

The N76E616 provides two internal Program Memory blocks APROM and LDROM. Although they both behave the same as the standard 8051 Program Memory, they play different rules according to their ROM size. The APROM on N76E616 can be up to 18K Bytes. User Code is normally put inside. CPU fetches instructions here for execution. The MOVC instruction can also read this region.

The other individual Program Memory block is called LDROM. The normal function of LDROM is to store the Boot Code for ISP. It can update APROM space and CONFIG bytes. The code in APROM can also re-program LDROM. For ISP details and configuration bit setting related with APROM and LDROM, see Section 21.4 “In-System-Programming (ISP)” on page 137. Note that APROM and LDROM are hardware individual blocks, consequently if CPU re-boots from LDROM, CPU will automatically re-vector Program Counter 0000H to the LDROM start address. Therefore, CPU accounts the LDROM as an independent Program Memory and all interrupt vectors are independent from APROM.

CONFIG1

7	6	5	4	3	2	1	0
-	-	-	-	-	LDSIZE[2:0]		
-	-	-	-	-	R/W		

Factory default value: 1111 1111b

Bit	Name	Description
2:0	LDSIZE[2:0]	**LDROM size select** This field selects the size of LDROM. 111 = No LDROM. APROM is 18K Bytes. 110 = LDROM is 1K Bytes. APROM is 17K Bytes. 101 = LDROM is 2K Bytes. APROM is 16K Bytes. 100 = LDROM is 3K Bytes. APROM is 15K Bytes. 0xx = LDROM is 4K Bytes. APROM is 14K Bytes.



Figure 5.1. N76E616 Program Memory Map

5.2 Data Memory

Figure 5.2 shows the internal Data Memory spaces available on N76E616. Internal Data Memory occupies a separate address space from Program Memory. The internal Data Memory can be divided into three blocks. They are the lower 128 Bytes of RAM, the upper 128 Bytes of RAM, and the 128 Bytes of SFR space. Internal Data Memory addresses are always 8-bit wide, which implies an address space of only 256 Bytes. Direct addressing higher than 7FH will access the special function registers (SFRs) space and indirect addressing higher than 7FH will access the upper 128 Bytes of RAM. Although the SFR space and the upper 128 Bytes of RAM share the same logic address, 80H through FFH, actually they are physically separate entities. Direct addressing to distinguish with the higher 128 Bytes of RAM can only access these SFRs. Sixteen addresses in SFR space are either byte-addressable or bit-addressable. The bit-addressable SFRs are those whose addresses end in 0H or 8H.

The lower 128 Bytes of internal RAM are present in all 80C51 devices. The lowest 32 Bytes as general-purpose registers are grouped into 4 banks of 8 registers. Program instructions call these registers as R0 to R7. Two bits RS0 and RS1 in the Program Status Word (PSW[3:4]) select which Register Bank is used. It benefits more efficiency of code space, since register instructions are shorter than instructions that use direct addressing. The next 16 Bytes above the general-purpose registers (byte-address 20H through 2FH) form a block of bit-addressable memory space (bit-address 00H through 7FH). The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

Either direct or indirect addressing can access the lower 128 Bytes space. But the upper 128 Bytes can only be accessed by indirect addressing.

Another application implemented with the whole block of internal 256 Bytes RAM is used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a JMP, CALL or interrupt is invoked, the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07H at reset. User can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.



Figure 5.2. Data Memory Map



Figure 5.3. Internal 256 Bytes RAM Addressing

5.3 On-Chip XRAM

The N76E616 provides additional on-chip 256 bytes auxiliary RAM called XRAM to enlarge the RAM space. It occupies the address space from 00H through FFH. The 256 bytes of XRAM are indirectly accessed by move external instruction MOVX @DPTR or MOVX @Ri. (See the demo code below.) Note that the stack pointer cannot be located in any part of XRAM.

XRAM demo code:

```
MOV    R0,#23H              ;write #5AH to XRAM with address @23H
MOV    A,#5AH
MOVX   @R0,A
MOV    R1,#23H              ;read from XRAM with address @23H
MOVX   A,@R1
MOV    DPTR,#0023H          ;write #5BH to XRAM with address @0023H
MOV    A,#5BH
MOVX   @DPTR,A
MOV    DPTR,#0023H          ;read from XRAM with address @0023H
MOVX   A,@DPTR
```

5.4 Non-Volatile Data Storage

By applying IAP, any page of APROM or LDROM can be used as non-volatile data storage. For IAP details, please see Section 21. “In-Application-Programming (IAP)” on page 131.

6. SPECIAL FUNCTION REGISTER (SFR)

The N76E616 uses Special Function Registers (SFRs) to control and monitor peripherals and their modes. The SFRs reside in the register locations 80 to FFH and are accessed by direct addressing only. SFRs those end their addresses as 0H or 8H are bit-addressable. It is very useful in cases where user would like to modify a particular bit directly without changing other bits via bit-field instructions. All other SFRs are byte-addressable only. The N76E616 contains all the SFRs presenting in the standard 8051. However, some additional SFRs are built in. Therefore, some of unused bytes in the original 8051 have been given new functions. The SFRs are listed below.

To accommodate more than 128 SFRs in the 0x80 to 0xFF address space, SFR paging has been implemented. By default, all SFR accesses target SFR page 0. During device initialization, some SFRs located on SFR page 1 may need to be accessed. The register SFRS is used to switch SFR addressing page. Note that this register has TA write protection. Most of SFRs are available on both SFR page 0 and 1.

SFRS – SFR Page Selection (TA protected)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SFRPAGE
-	-	-	-	-	-	-	R/W

Address: 91H Reset value: 0000 0000b

Bit	Name	Description
0	SFRPAGE	**SFR page select** 0 = Instructions access SFR page 0. 1 = Instructions access SFR page 1.

Switch SFR page demo code:

```
MOV     TA,#0AAH            ;switch to SFR page 1
MOV     TA,#55H
ORL     SFRS,#01H

MOV     TA,#0AAH            ;switch to SFR page 0
MOV     TA,#55H
ANL     SFRS,#0FEH
```

Table 6–1. SFR Memory Map

Page	Addr	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0 1	F8	SCON_1	LCDCON	LCDCLK	LCDPTR	LCDDAT -	-	EIP1 -	EIPH1 -
0 1	F0	B	-	ADCAQT	-	-	-	P0DIDS	EIPH
0 1	E8	ADCCON0	PICON	PINEN	PIPEN	PIF	PITYP	LCDSEG3	EIP
0 1	E0	ACC	ADCCON1	ADCCON2	ADCMPL	ADCMPH	LCDSEG0	LCDSEG1	LCDSEG2
0 1	D8	P5	P4	P4M1 P4S	P4M2 -	P5M1 P5S	P5M2 -	-	-
0 1	D0	PSW	-	-	-	R2CL	R2CH	R2DL	R2DH
0 1	C8	T2CON	T2MOD0	T2MOD1	T2OE	R2AL	R2AH	R2BL	R2BH
0 1	C0	I2CON	I2ADDR	ADCRL	ADCRH	T3CON	R3L	R3H	TA
0 1	B8	IP	SADEN	SADEN_1	SADDR_1	I2DAT	I2STAT	I2CLK	I2TOC
0 1	B0	P3	P0M1 P0S	P0M2 -	P1M1 P1S	P1M2 P1OS	P2M1 P2S	P2M2 -	IPH
0 1	A8	IE	SADDR	WDCON	BODCON1	P3M1 P3S	P3M2 -	IAPFD	IAPCN
0 1	A0	P2	-	AUXR1	BODCON0	IAPTRG	IAPUEN	IAPAL	IAPAH
0 1	98	SCON	SBUF	SBUF_1	EIE	EIE1	-	-	CHPCON
0 1	90	P1	SFRS	-	-	-	CKDIV	CKSWT	CKEN
0 1	88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	WKCON
0 1	80	P0	SP	DPL	DPH	-	-	RWK	PCON

Unoccupied addresses in the SFR space marked in '-' are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided.

Table 6–2. SFR Definitions and Reset Values

Symbol	Definition	Addr/ page	MSB							LSB[1]	Reset Value[2]
EIPH1	Extensive interrupt priority high 1	FFH/0	-	-	-	-	-	PWKTH	PT3H	PSH_1	0000 0000b
EIP1	Extensive interrupt priority 1	FEH/0	-	-	-	-	-	PWKT	PT3	PS_1	0000 0000b
LCDDAT	LCD data	FCH/0	-	-	LCDDAT[5:0]						0000 0000b
LCDPTR	LCD data pointer	FBH	-	-	-	LCDPTR[4:0]					0000 0000b
LCDCLK	LCD clock control	FAH	-	-	LCDCKS[1:0]		-	LCDDIV[2:0]			0000 0000b
LCDCON	LCD control	F9H	LCDEN	VLCDADJ	-	BIAS	DUTY[1:0]		RSEL[1:0]		0000 0000b
SCON_1	Serial port 1 control	F8H	(FF) SM0_1/ FE_1	(FE) SM1_1	(FD) SM2_1	(FC) REN_1	(FB) TB8_1	(FA) RB8_1	(F9) TI_1	(F8) RI_1	0000 0000b
EIPH	Extensive interrupt priority high	F7H	PT2DH	-	PT2CH	PWDTH	PT2BH	PT2AH	PPIH	PI2CH	0000 0000b
P0DIDS	P0 digital input disable	F6H	P07DIDS	P06DIDS	P05DIDS	P04DIDS	P03DIDS	P02DIDS	P01DIDS	P00DIDS	0000 0000b
ADCAQT	ADC acquisition time	F2H	ADCAQT[7:0]								0000 0000b
B	B register	F0H	(F7) B.7	(F6) B.6	(F5) B.5	(F4) B.4	(F3) B.3	(F2) B.2	(F1) B.1	(F0) B.0	0000 0000b
EIP	Extensive interrupt priority	EFH	PT2D	-	PT2C	PWDT	PT2B	PT2A	PPI	PI2C	0000 0000b
LCDSEG3	LCD segment 3	EEH	SEG31EN	SEG30EN	SEG29EN	SEG28EN	SEG27EN	SEG26EN	SEG25EN	SEG24EN	0000 0000b
PITYP	Pin interrupt type	EDH	PIT7	PIT6	PIT5	PIT4	PIT3	PIT2	PIT1	PIT0	0000 0000b
PIF	Pin interrupt flag	ECH	PIF7	PIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	0000 0000b
PIPEN	Pin interrupt high level/rising edge enable	EBH	PIPEN7	PIPEN6	PIPEN5	PIPEN4	PIPEN3	PIPEN2	PIPEN1	PIPEN0	0000 0000b
PINEN	Pin interrupt low level/falling edge enable	EAH	PINEN7	PINEN6	PINEN5	PINEN4	PINEN3	PINEN2	PINEN1	PINEN0	0000 0000b
PICON	Pin interrupt control	E9H	-	-	-	-	-	PIPS[2:0]			0000 0000b
ADCCON0	ADC control 0	E8H	(EF) ADCF	(EE) ADCS	(ED) -	(EC) -	(EB) ADCHS3	(EA) ADCHS2	(E9) ADCHS1	(E8) ADCHS0	0000 0000b
LCDSEG2	LCD segment 2	E7H	SEG23EN	SEG22EN	SEG21EN	SEG20EN	SEG19EN	SEG18EN	SEG17EN	SEG16EN	0000 0000b
LCDSEG1	LCD segment 1	E6H	SEG15EN	SEG14EN	SEG13EN	SEG12EN	SEG11EN	SEG10EN	SEG9EN	SEG8EN	0000 0000b
LCDSEG0	LCD segment 0	E5H	SEG7EN	SEG6EN	SEG5EN	SEG4EN	SEG3EN	SEG2EN	SEG1EN	SEG0EN	0000 0000b
ADCMPH	ADC compare high byte	E4H	ADCMP[9:2]								0000 0000b
ADCMPL	ADC compare low byte	E3H	-	-	-	-	-	-	ADCMP[1:0]		0000 0000b
ADCCON2	ADC control 2	E2H	-	ADCMPOP	ADCMPEN	ADCMPO	-	-	-	-	0000 0000b
ADCCON1	ADC control 1	E1H	-	ADCDIV[2:0]			-	-	ADCEX	ADCEN	0010 0000b
ACC	Accumulator	E0H	(E7) ACC.7	(E6) ACC.6	(E5) ACC.5	(E4) ACC.4	(E3) ACC.3	(E2) ACC.2	(E1) ACC.1	(E0) ACC.0	0000 0000b
P5M2	P5 mode select 2	DDH/0	P5M2.7	P5M2.6	P5M2.5	P5M2.4	P5M2.3	P5M2.2	P5M2.1	P5M2.0	0000 0000b
P5S	P5 Schmitt trigger input	DCH/1	P5S.7	P5S.6	P5S.5	P5S.4	P5S.3	P5S.2	P5S.1	P5S.0	0000 0000b
P5M1	P5 mode select 1	DCH/0	P5M1.7	P5M1.6	P5M1.5	P5M1.4	P5M1.3	P5M1.2	P5M1.1	P5M1.0	1111 1111b
P4M2	P4 mode select 2	DBH/0	-	P4M2.6	P4M2.5	P4M2.4	P4M2.3	P4M2.2	P4M2.1	P4M2.0	0000 0000b
P4S	P4 Schmitt trigger input	DAH/1	-	P4S.6	P4S.5	P4S.4	P4S.3	P4S.2	P4S.1	P4S.0	0000 0000b
P4M1	P4 mode select 1	DAH/0	-	P4M1.6	P4M1.5	P4M1.4	P4M1.3	P4M1.2	P4M1.1	P4M1.0	0111 1111b
P4	Port 4	D9H	0	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0	Output latch, 0111 1111b Input, 0XXX XXXXb[3]
P5	Port 5	D8H	(DF) P5.7	(DE) P5.6	(DD) P5.5	(DC) P5.4	(DB) P5.3	(DA) P5.2	(D9) P5.1	(D8) P5.0	Output latch, 1111 1111b Input, XXXX XXXXb[3]
R2DH	Timer 2D reload high byte	D7H	R2DH[7:0]								0000 0000b
R2DL	Timer 2D reload low byte	D6H	R2DL[7:0]								0000 0000b
R2CH	Timer 2C reload high byte	D5H	R2CH[7:0]								0000 0000b
R2CL	Timer 2C reload low byte	D4H	R2CL[7:0]								0000 0000b
PSW	Program status word	D0H	(D7) CY	(D6) AC	(D5) F0	(D4) RS1	(D3) RS0	(D2) OV	(D1) -	(D0) P	0000 0000b
R2BH	Timer 2B reload high byte	CFH	R2BH[7:0]								0000 0000b
R2BL	Timer 2B reload low byte	CEH	R2BL[7:0]								0000 0000b
R2AH	Timer 2A reload high byte	CDH	R2AH[7:0]								0000 0000b
R2AL	Timer 2A reload low byte	CCH	R2AL[7:0]								0000 0000b
T2OE	Timer 2 output enable	CBH	T2DOE2	T2DOE1	T2COE2	T2COE1	T2BOE2	T2BOE1	T2AOE2	T2AOE1	0000 0000b
T2MOD1	Timer 2 mode 1	CAH	T2DM	T2DPS[2:0]			T2CM	T2CPS[2:0]			0000 0000b
T2MOD0	Timer 2 mode 0	C9H	T2BM	T2BPS[2:0]			T2AM	T2APS[2:0]			0000 0000b
T2CON	Timer 2 control	C8H	(CF) TF2D	(CE) TF2C	(CD) TF2B	(CC) TF2A	(CB) TR2D	(CA) TR2C	(C9) TR2B	(C8) TR2A	0000 0000b

Table 6–2. SFR Definitions and Reset Values

Symbol	Definition	Addr/ page	MSB							LSB[1]	Reset Value[2]
TA	Timed access protection	C7H	TA[7:0]								0000 0000b
R3H	Timer 3 reload high byte	C6H	R3H[7:0]								0000 0000b
R3L	Timer 3 reload low byte	C5H	R3L[7:0]								0000 0000b
T3CON	Timer 3 control	C4H	SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]			0000 0000b
ADCRH	ADC result high byte	C3H	ADCR[9:2]								0000 0000b
ADCRL	ADC result low byte	C2H	-	-	-	-	-	-	ADCR[1:0]		0000 0000b
I2ADDR	I²C own slave address	C1H	I2ADDR[7:1]							GC	0000 0000b
I2CON	I²C control	C0H	(C7) -	(C6) I2CEN	(C4) STA	(C4) STO	(C3) SI	(C2) AA	(C1) -	(C0) -	0000 0000b
I2TOC	I²C time-out counter	BFH	-	-	-	-	-	I2TOCEN	DIV	I2TOF	0000 0000b
I2CLK	I²C clock	BEH	I2CLK[7:0]								0000 1110b
I2STAT	I²C status	BDH	I2STAT[7:3]					0	0	0	1111 1000b
I2DAT	I²C data	BCH	I2DAT[7:0]								0000 0000b
SADDR_1	Slave 1 address	BBH	SADDR_1[7:0]								0000 0000b
SADEN_1	Slave 1 address mask	BAH	SADEN_1[7:0]								0000 0000b
SADEN	Slave 0 address mask	B9H	SADEN[7:0]								0000 0000b
IP	Interrupt priority	B8H	(BF) -	(BE) PADC	(BD) PBOD	(BC) PS	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	0000 0000b
IPH	Interrupt priority high	B7H	-	PADCH	PBODH	PSH	PT1H	PX1H	PT0H	PX0H	0000 0000b
P2M2	P2 mode select 2	B6H/0	P2M2.7	P2M2.6	P2M2.5	P2M2.4	P2M2.3	P2M2.2	P2M2.1	P2M2.0	0000 0000b
P2S	P2 Schmitt trigger input	B5H/1	P2S.7	P2S.6	P2S.5	P2S.4	P2S.3	P2S.2	P2S.1	P2S.0	0000 0000b
P2M1	P2 mode select 1	B5H/0	P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1	P2M1.0	1111 1111b
P1OS	P1 output strength	B4H/1	-	-	-	-	P1OS.3	P1OS.3	P1OS.1	P1OS.0	0000 0000b
P1M2	P1 mode select 2	B4H/0	P1M2.7	P1M2.6	P1M2.5	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0	0000 0000b
P1S	P1 Schmitt trigger input	B3H/1	P1S.7	P1S.6	P1S.5	P1S.4	P1S.3	P1S.2	P1S.1	P1S.0	0000 0000b
P1M1	P1 mode select 1	B3H/0	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0	1111 1111b
P0M2	P0 mode select 2	B2H/0	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0	0000 0000b
P0S	P0 Schmitt trigger input	B1H/1	P0S.7	P0S.6	P0S.5	P0S.4	P0S.3	P0S.2	P0S.1	P0S.0	0000 0000b
P0M1	P0 mode select 1	B1H/0	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	1111 1111b
P3	Port 3	B0H	(DF) 0	(DE) P3.6	(DD) P3.5	(DC) P3.4	(DB) P3.3	(DA) P3.2	(D9) P3.1	(D8) P3.0	Output latch, 0011 1111b Input, 0XXX XXXXb[3]
IAPCN	IAP control	AFH	IAPA[17:16]		FOEN	FCEN	FCTRL[3:0]				0011 0000b
IAPFD	IAP flash data	AEH	IAPFD[7:0]								0000 0000b
P3M2	P3 mode select 2	ADH/0	CLOEN	P36UP	P3M2.5	P3M2.4	P3M2.3	P3M2.2	P3M2.1	P3M2.0	0000 0000b
P3S	P3 Schmitt trigger input	ACH/1	-	P3S.6	P3S.5	P3S.4	P3S.3	P3S.2	P3S.1	P3S.0	0000 0000b
P3M1	P3 mode select 1	ACH/0	T1OE	T0OE	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0	0011 1111b
BODCON1[4]	Brown-out detection control 1	ABH	-	-	-	-	-	LPBOD[1:0]		BODFLT	POR, 0000 0001b Others, 0000 0UUUb
WDCON[4]	Watchdog Timer control	AAH	WDTEN	WDCLR	WDTF	WIDPD	WDTRF	WDPS[2:0]			POR, 0000 0111b WDT, 0000 1UUUb Others, 0000 UUUUb
SADDR	Slave 0 address	A9H	SADDR[7:0]								0000 0000b
IE	Interrupt enable	A8H	(AF) EA	(AE) EADC	(AD) EBOD	(AC) ES	(AB) ET1	(AA) EX1	(A9) ET0	(A8) EX0	0000 0000b
IAPAH	IAP address high byte	A7H	IAPA[15:8]								0000 0000b
IAPAL	IAP address low byte	A6H	IAPA[7:0]								0000 0000b
IAPUEN[4]	IAP update enable	A5H	-	-	-	-	-	CFUEN	LDUEN	APUEN	0000 0000b
IAPTRG[4]	IAP trigger	A4H	-	-	-	-	-	-	-	IAPGO	0000 0000b
BODCON0[4]	Brown-out detection control 0	A3H	BODEN[5]	-	BOV[1:0][5]		BOF[6]	BORST[5]	BORF	BOS[7]	POR, C0CC XC0Xb BOD, U0UU XU1Xb Others, U0UU XUUXb

Table 6–2. SFR Definitions and Reset Values

Symbol	Definition	Addr/ page	MSB							LSB[1]	Reset Value[2]
AUXR1	Auxiliary register 1	A2H	SWRF	RSTPINF	T1LXTM	T0LXTM	GF2	-	0	DPS	POR, 0000 0000b Software, 1U00 0000b $\overline{RST}$ pin, U100 0000b Others, UU00 0000b
P2	Port 2	A0H	(A7) P2.7	(A6) P2.6	(A5) P2.5	(A4) P2.4	(A3) P2.3	(A2) P2.2	(A1) P2.1	(A0) P2.0	Output latch, 1111 1111b Input, XXXX XXXXb[3]
CHPCON[4]	Chip control	9FH	SWRST	IAPFF	-	-	-	-	BS[5]	IAPEN	Software, 0000 00U0b Others, 0000 00C0b
EIE1	Extensive interrupt enable 1	9CH	-	-	-	-	-	EWKT	ET3	ES_1	0000 0000b
EIE	Extensive interrupt enable	9BH	ET2D	-	ET2C	EWDT	ET2B	ET2A	EPI	EI2C	0000 0000b
SBUF_1	Serial port 1 data buffer	9AH	SBUF_1[7:0]								0000 0000b
SBUF	Serial port 0 data buffer	99H	SBUF[7:0]								0000 0000b
SCON	Serial port 0 control	98H	(9F) SM0/FE	(9E) SM1	(9D) SM2	(9C) REN	(9B) TB8	(9A) RB8	(99) TI	(98) RI	0000 0000b
CKEN[4]	Clock enable	97H	EXTEN[1:0]		HIRCEN	-	-	-	-	CKSWTF	0011 0000b
CKSWT[4]	Clock switch	96H	HXTST	LXTST	HIRCST	-	ECLKST	OSC[2:0]			0011 0000b
CKDIV	Clock divider	95H	CKDIV[7:0]								0000 0000b
SFRS[4]	SFR page selection	91H	-	-	-	-	-	-	-	SFRPSEL	0000 0000b
P1	Port 1	90H	(97) P1.7	(96) P1.6	(95) P1.5	(94) P1.4	(93) P1.3	(92) P1.2	(91) P1.1	(90) P1.0	Output latch, 1111 1111b Input, XXXX XXXXb[3]
WKCON	Self Wake-up Timer control	8FH	-	-	WKTCKS	WKTF	WKTR	WKPS[2:0]			0000 0000b
CKCON	Clock control	8EH	-	-	-	T1M	T0M	-	-	-	0000 0000b
TH1	Timer 1 high byte	8DH	TH1[7:0]								0000 0000b
TH0	Timer 0 high byte	8CH	TH0[7:0]								0000 0000b
TL1	Timer 1 low byte	8BH	TL1[7:0]								0000 0000b
TL0	Timer 0 low byte	8AH	TL0[7:0]								0000 0000b
TMOD	Timer 0 and 1 mode	89H	GATE	C/$\overline{T}$	M1	M0	GATE	C/$\overline{T}$	M1	M0	0000 0000b
TCON	Timer 0 and 1control	88H	(8F) TF1	(8E) TR1	(8D) TF0	(8C) TR0	(8B) IE1	(8A) IT1	(89) IE0	(88) IT0	0000 0000b
PCON	Power control	87H	SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL	POR, 0001 0000b Others, 000U 0000b
RWK	Self Wake-up Timer reload byte	86H	RWK[7:0]								0000 0000b
DPH	Data pointer high byte	83H	DPTR[15:8]								0000 0000b
DPL	Data pointer low byte	82H	DPTR[7:0]								0000 0000b
SP	Stack pointer	81H	SP[7:0]								0000 0111b
P0	Port 0	80H	(87) P0.7	(86) P0.6	(85) P0.5	(84) P0.4	(83) P0.3	(82) P0.2	(81) P0.1	(80) P0.0	Output latch, 1111 1111b Input, XXXX XXXXb[3]

[1] ( ) item means the bit address in bit-addressable SFRs.
[2] Reset value symbol description. 0: logic 0; 1: logic 1; U: unchanged; C: see **[5]**; X: see **[3]**, **[6]**, and **[7]**.
[3] All I/O pins are default input-only mode (floating) after reset. Reading back P3.6 is always 0 if RPD (CONFIG0.2) remains un-programmed 1.
[4] These SFRs have TA protected writing. See Section 19. “Timed Access Protection (TA)” on page 119.
[5] These SFRs have bits those are initialized according to CONFIG values after specified resets. See Section 29. “CONFIG Bytes” on page 165 for details.
[6] BOF reset value depends on different setting of CONFIG2 and V_{DD} voltage level. Please check Table 24–1.
[7] BOS is a read-only flag decided by V_{DD} level while brown-out detection is enabled.

Bits marked in ‘-‘ are reserved for future use. They must be kept in their own initial states. Accessing these bits may cause an unpredictable effect.

7. GENERAL 80C51 SYSTEM CONTROL

A or ACC – Accumulator (Bit-addressable)

7	6	5	4	3	2	1	0
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: E0H Reset value: 0000 0000b

Bit	Name	Description
7:0	ACC[7:0]	**Accumulator** The A or ACC register is the standard 80C51 accumulator for arithmetic operation.

B – B Register (Bit-addressable)

7	6	5	4	3	2	1	0
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: F0H Reset value: 0000 0000b

Bit	Name	Description
7:0	B[7:0]	**B register** The B register is the other accumulator of the standard 80C51 .It is used mainly for MUL and DIV instructions.

SP – Stack Pointer

7	6	5	4	3	2	1	0
SP[7:0]							
R/W							

Address: 81H Reset value: 0000 0111b

Bit	Name	Description
7:0	SP[7:0]	**Stack pointer** The Stack Pointer stores the scratch-pad RAM address where the stack begins. It is incremented before data is stored during PUSH or CALL instructions. Note that the default value of SP is 07H. It causes the stack to begin at location 08H.

DPL – Data Pointer Low Byte

7	6	5	4	3	2	1	0
DPL[7:0]							
R/W							

Address: 82H Reset value: 0000 0000b

Bit	Name	Description
7:0	DPL[7:0]	**Data pointer low byte** This is the low byte of 16-bit data pointer. DPL combined with DPH serve as a 16-bit data pointer DPTR to access indirect addressed RAM or Program Memory. DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.

DPH – Data Pointer High Byte

7	6	5	4	3	2	1	0
DPH[7:0]							
R/W							

Address: 83H Reset value: 0000 0000b

Bit	Name	Description
7:0	DPH[7:0]	**Data pointer high byte** This is the high byte of 16-bit data pointer. DPH combined with DPL serve as a 16-bit data pointer DPTR to access indirect addressed RAM or Program Memory. DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.

PSW – Program Status Word (Bit-addressable)

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	P
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R

Address: D0H Reset value: 0000 0000b

Bit	Name	Description
7	CY	**Carry flag** For a adding or subtracting operation, CY will be set when the previous operation resulted in a carry-out from or a borrow-in to the Most Significant bit, otherwise cleared. If the previous operation is MUL or DIV, CY is always 0. CY is affected by DA A instruction, which indicates that if the original BCD sum is greater than 100. For a CJNE branch, CY will be set if the first unsigned integer value is less than the second one. Otherwise, CY will be cleared.
6	AC	**Auxiliary carry** Set when the previous operation resulted in a carry-out from or a borrow-in to the 4th bit of the low order nibble, otherwise cleared.
5	F0	**User flag 0** The general-purpose flag that can be set or cleared by user.
4	RS1	**Register bank selection bits** These two bits select one of four banks in which R0 to R7 locate.
3	RS0	

RS1	RS0	Register Bank	RAM Address
0	0	0	00H to 07H
0	1	1	08H to 0FH
1	0	2	10H to 17H
1	1	3	18H to 1FH

2	OV	**Overflow flag** OV is used for a signed character operands. For an ADD or ADDC instruction, OV will be set if there is a carry out of bit 6 but not out of bit 7, or a carry out of bit 7 but not bit 6. Otherwise, OV is cleared. OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands. For a SUBB, OV is set if a borrow is needed into bit6 but not into bit 7, or into bit7 but not bit 6. Otherwise, OV is cleared. OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number. For a MUL, if the product is greater than 255 (00FFH), OV will be set. Otherwise, it is cleared. For a DIV, it is normally 0. However, if B had originally contained 00H, the values returned in A and B will be undefined. Meanwhile, the OV will be set.

Bit	Name	Description
1	F1	**User flag 1** The general-purpose flag that can be set or cleared by user via software.
0	P	**Parity flag** Set to 1 to indicate an odd number of ones in the accumulator. Cleared for an even number of ones. It performs even parity check.

Table 7–1. Instructions That Affect Flag Settings

Instruction	CY	OV	AC	Instruction	CY	OV	AC
ADD	X[1]	X	X	CLR C	0		
ADDC	X	X	X	CPL C	X		
SUBB	X	X	X	ANL C, bit	X		
MUL	0	X		ANL C, /bit	X		
DIV	0	X		ORL C, bit	X		
DA A	X			ORL C, /bit	X		
RRC A	X			MOV C, bit	X		
RLC A	X			CJNE	X		
SETB C	1						

[1] X indicates the modification depends on the result of the instruction.

PCON – Power Control

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Address: 87H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
3	GF1	**General purpose flag 1** The general-purpose flag that can be set or cleared by user via software.
2	GF0	**General purpose flag 0** The general-purpose flag that can be set or cleared by user via software.

8. I/O PORT STRUCTURE AND OPERATION

The N76E616 has a maximum of 26 bit-addressable general I/O pins grouped as 6 ports, P0 to P5. Each port has its port control register (Px register). The writing and reading of a port control register have different meanings. A write to port control register sets the port output latch logic value, whereas a read gets the port pin logic state. All I/O pins (except P3.6) can be configured individually as one of four I/O modes by software. These four modes are quasi-bidirectional (standard 8051 port structure), push-pull, input-only, and open-drain modes. Each port spends two special function registers PxM1 and PxM2 to select the I/O mode of port Px. The list below illustrates how to select the I/O mode of Px.n. Note that the default configuration of is input-only (high-impedance) after any reset.

Table 8–1. Configuration for Different I/O Modes

PxM1.n	PxM2.n	I/O Type
0	0	Quasi-bidirectional
0	1	Push-pull
1	0	Input-only (high-impedance)
1	1	Open-drain

All I/O pins can be selected as TTL level inputs or Schmitt triggered inputs by selecting corresponding bit in PxS register. Schmitt triggered input has better glitch suppression capability.

There are four I/O pins support large source and sink current, including P1.0 to P1.3. By default, they have the same output capability as other I/O pins. By setting corresponding bits in P1OS register, they can be individually configured as high output capability. It is suitable to drive LED or large loading without additional BJT devices.

P3.6 is configured as an input-only pin when programming RPD (CONFIG0.2) as 0. Meanwhile, P3.6 is permanent in input-only mode and Schmitt triggered type. P3.6 also has an internal pull-up enabled by P36UP (P3M2.6). If RPD remains un-programmed, P3.6 pin functions as an external reset pin and P3.6 is not available. A read of P3.6 bit is always 0. Meanwhile, the internal pull-up is always enabled.

8.1 Quasi-Bidirectional Mode

The quasi-bidirectional mode, as the standard 8051 I/O structure, can rule as both input and output. When the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a large current. In the quasi-bidirectional I/O structure, there are three pull-high transistors. Each of them serves different purposes. One of these pull-highs, called the “very weak” pull-high, is turned on whenever the port latch contains logic 1. The “very weak” pull-high sources a very small current that will pull the pin high if it is left floating.

A second pull-high, called the “weak” pull-high, is turned on when the outside port pin itself is at logic 1 level. This pull-high provides the primary source current for a quasi-bidirectional pin that is outputting 1. If a pin which has logic 1 on it is pulled low by an external device, the “weak” pull-high turns off, and only the “very weak” pull-high remains on. To pull the pin low under these conditions, the external device has to sink enough current (larger than I_{TL}) to overcome the “weak” pull-high and make the voltage on the port pin below its input threshold (lower than V_{IL}).

The third pull-high is the “strong” pull-high. This pull-high is used to speed up 0-to-1 transitions on a quasi-bidirectional port pin when the port latch changes from logic 0 to logic 1. When this occurs, the strong pull-high turns on for two-CPU-clock time to pull the port pin high quickly. Then it turns off and “weak” and “very weak” pull-highs continue remaining the port pin high. The quasi-bidirectional port structure is shown as follows.



Figure 8.1. Quasi-Bidirectional Mode Structure

8.2 Push-Pull Mode

The push-pull mode has the same pull-low structure as the quasi-bidirectional mode, but provides a continuous strong pull-high when the port latch is written by logic 1. The push-pull mode is generally used as output pin when more source current is needed for an output driving.



Figure 8.2. Push-Pull Mode Structure

8.3 Input-Only Mode

Input-only mode provides true high-impedance input path. Although a quasi-bidirectional mode I/O can also be an input pin, but it requires relative strong input source. Input-only mode also benefits to power consumption reduction for logic 0 input always consumes current from V_{DD} if in quasi-bidirectional mode. User needs to take care that an input-only mode pin should be given with a determined voltage level by external devices or resistors. A floating pin will induce leakage current especially in Power-down mode.



Figure 8.3. Input-Only Mode Structure

8.4 Open-Drain Mode

The open-drain mode turns off all pull-high transistors and only drives the pull-low of the port pin when the port latch is given by logic 0. If the port latch is logic 1, it behaves as if in input-only mode. To be used as an output pin generally as I^2C lines, an open-drain pin should add an external pull-high, typically a resistor tied to V_{DD}. User needs to take care that an open-drain pin with its port latch as logic 1 should be given with a determined voltage level by external devices or resistors. A floating pin will induce leakage current especially in Power-down mode.



Figure 8.4. Open-Drain Mode Structure

8.5 Read-Modify-Write Instructions

Instructions that read a byte from SFR or internal RAM, modify it, and rewrite it back, are called “Read-Modify-Write” instructions. When the destination is an I/O port or a port bit, these instructions read the internal output latch rather than the external pin state. This kind of instructions read the port SFR value, modify it and write back to the port SFR. All “Read-Modify-Write” instructions are listed as follows.

Instruction		Description
ANL		Logical AND. (ANL direct, A and ANL direct, #data)
ORL		Logical OR. (ORL direct, A and ORL direct, #data)
XRL		Logical exclusive OR. (XRL direct, A and XRL direct, #data)
JBC		Jump if bit = 1 and clear it. (JBC bit, rel)
CPL		Complement bit. (CPL bit)
INC		Increment. (INC direct)
DEC		Decrement. (DEC direct)
DJNZ		Decrement and jump if not zero. (DJNZ direct, rel)
MOV	bit, C	Move carry to bit. (MOV bit, C)
CLR	bit	Clear bit. (CLR bit)
SETB	bit	Set bit. (SETB bit)

The last three seem not obviously “Read-Modify-Write” instructions but actually they are. They read the entire port latch value, modify the changed bit, and then write the new value back to the port latch.

8.6 Control Registers of I/O Ports

The N76E616 has a lot of I/O control registers to provide flexibility in all kind of applications. The SFRs related with I/O ports can be categorized into three groups: input and output control, output mode control, and input type and sink current control. All of SFRs are listed as follows.

8.6.1 Input and Output Data Control

These registers are I/O input and output data buffers. Reading gets the I/O input data. Writing forces the data output. All of these registers are bit-addressable.

P0 – Port 0 (Bit-addressable)

7	6	5	4	3	2	1	0
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: 80H Reset value: 1111 1111b

Bit	Name	Description
7:0	P0[7:0]	**Port 0** Port 0 is an 8-bit general-purpose I/O port.

P1 – Port 1 (Bit-addressable)

7	6	5	4	3	2	1	0
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: 90H Reset value: 1111 1111b

Bit	Name	Description
7:0	P1[7:0]	**Port 1** Port 1 is an 8-bit general purpose I/O port.

P2 – Port 2 (Bit-addressable)

7	6	5	4	3	2	1	0
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: A0H Reset value: 1111 1111b

Bit	Name	Description
7:0	P2[7:0]	**Port 2** Port 2 is an 8-bit general-purpose I/O port.

P3 – Port 3 (Bit-addressable)

7	6	5	4	3	2	1	0
0	P3.6	P3.5	P3.4	P3.3	P3.2	P31	P3.0
R	R	R/W	R/W	R/W	R/W	R/W	R/W

Address: B0H Reset value: 0011 1111b

Bit	Name	Description
7	0	**Reserved** This bit is always read as 0.
6	P3.6	**Port 3 bit 6** P3.6 is an input-only pin when RPD (CONFIG0.2) is programmed as 0. When leaving RPD un-programmed, P3.6 is always read as 0.

Bit	Name	Description
5	P3.5	**Port 3 bit 5** P3.5 is a general-purpose I/O pin, multi-function shared with ICPCK and OCDCK.
4	P3.4	**Port 3 bit 4** P3.4 is a general-purpose I/O pin, multi-function shared with ICPDA and OCDDA.
3	P3.3	**Port 3 bit 3** P3.3 is available when HXT or LXT is not used. At this moment, P3.3 functions as a general purpose I/O. If HXT or LXT is used, P3.3 pin functions as XOUT. A write to P3.3 is invalid and P3.3 is always read as 0.
2	P3.2	**Port 3 bit 2** P3.2 is available only when HXT, LXT, or ECLK is not used. At this moment, P3.2 functions as a general purpose I/O. If HXT, LXT, or ECLK is used, P3.2 pin functions as XIN. A write to P3.2 is invalid and P3.2 is always read as 0.
1	P3.1	**Port 3 bit 1** P3.1 is a general-purpose I/O pin, multi-function shared with T2DO2 and SEG28.
0	P3.0	**Port 3 bit 0** P3.0 is a general-purpose I/O pin, multi-function shared with T2DO1 and SEG27.

P4 – Port 4

7	6	5	4	3	2	1	0
0	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: D9H Reset value: 0111 1111b

Bit	Name	Description
7	-	**Reserved** This bit is always read as 0.
6:0	P4[6:0]	**Port 4** Port 4 is a 7-bit general-purpose I/O port.

P5 – Port 5 (Bit-addressable)

7	6	5	4	3	2	1	0
P5.7	P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: D8H Reset value: 1111 1111b

Bit	Name	Description
7:0	P5[7:0]	**Port 5** Port 5 is an 8-bit general-purpose I/O port.

8.6.2 Output Mode Control

These registers controls output mode, which is configurable among four modes: input-only, quasi-bidirectional, push-pull, or open-drain. Each pin can be configured individually. There is also a pull-up control for P3.6 in P3M6.2.

P0M1 – Port 0 Mode Select 1[1]

7	6	5	4	3	2	1	0
P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B1H, Page: 0 Reset value: 1111 1111b

Bit	Name	Description
7:0	P0M1[7:0]	**Port 0 mode select 1**

P0M2 – Port 0 Mode Select 2[1]

7	6	5	4	3	2	1	0
P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B2H, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
7:0	P0M2[7:0]	**Port 0 mode select 2**

[1] P0M1 and P0M2 are used in combination to determine the I/O mode of each pin of P0. See Table 8–1. Configuration for Different I/O Modes.

P1M1 – Port 1 Mode Select 1[2]

7	6	5	4	3	2	1	0
P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B3H, Page: 0 Reset value: 1111 1111b

Bit	Name	Description
7:0	P1M1[7:0]	**Port 1 mode select 1**

P1M2 – Port 1 Mode Select 2[2]

7	6	5	4	3	2	1	0
P1M2.7	P1M2.6	P1M2.5	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B4H, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
7:0	P1M2[7:0]	**Port 1 mode select 2**

[2] P1M1 and P1M2 are used in combination to determine the I/O mode of each pin of P1. See Table 8–1. Configuration for Different I/O Modes.

P2M1 – Port 2 Mode Select 1[3]

7	6	5	4	3	2	1	0
P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1	P2M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B5H, Page: 0 Reset value: 0111 1111b

Bit	Name	Description
7:0	P2M1[7:0]	**Port 2 mode select 1**

P2M2 – Port 2 Mode Select 2[3]

7	6	5	4	3	2	1	0
P2M2.7	P2M2.6	P2M2.5	P2M2.4	P2M2.3	P2M2.2	P2M2.1	P2M2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B6H, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
7:0	P2M2[7:0]	**Port 2 mode select 2**

[3] P2M1 and P2M2 are used in combination to determine the I/O mode of each pin of P2. See Table 8–1. Configuration for Different I/O Modes.

P3M1 – Port 3 Mode Select 1

7	6	5	4	3	2	1	0
T1OE	T0OE	P3M1.5[4]	P3M1.4[4]	P3M1.3[4]	P3M1.2[4]	P3M1.1[4]	P3M1.0[4]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: ACH, Page: 0 Reset value: 0000 0011b

Bit	Name	Description
5:0	P3M1[5:0]	**Port 3 mode select 1**

P3M2 – Port 3 Mode Select 2

7	6	5	4	3	2	1	0
CLOEN	P36UP	P3M2.5[4]	P3M2.4[4]	P3M2.3[4]	P3M2.2[4]	P3M2.1[4]	P3M2.0[4]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: ADH, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
6	P36UP	**P3.6 pull-up enabled** 0 = P3.6 pull-up Disabled. 1 = P3.6 pull-up Enabled. This bit is valid only when RPD (CONFIG0.2) is programmed as 0. When selecting as a $\overline{\text{RST}}$ pin, the pull-up is always enabled.
5:0	P3M2[5:0]	**Port 3 mode select 2.**

[4] P3M1 and P3M2 are used in combination to determine the I/O mode of each pin of P1. See Table 8–1. Configuration for Different I/O Modes.

P4M1 – Port 4 Mode Select 1[5]

7	6	5	4	3	2	1	0
-	P4M1.6	P4M1.5	P4M1.4	P4M1.3	P4M1.2	P4M1.1	P4M1.0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: DAH, Page: 0 Reset value: 1111 1111b

Bit	Name	Description
6:0	P4M1[6:0]	**Port 4 mode select 1**

P4M2 – Port 4 Mode Select 2[5]

7	6	5	4	3	2	1	0
-	P4M2.6	P4M2.5	P4M2.4	P4M2.3	P4M2.2	P4M2.1	P4M2.0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: DBH, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
6:0	P4M2[6:0]	**Port 4 mode select 2**

[5] P4M1 and P4M2 are used in combination to determine the I/O mode of each pin of P4. See Table 8–1. Configuration for Different I/O Modes.

P5M1 – Port 5 Mode Select 1[6]

7	6	5	4	3	2	1	0
P5M1.7	P5M1.6	P5M1.5	P5M1.4	P5M1.3	P5M1.2	P5M1.1	P5M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: DCH, Page: 0 Reset value: 1111 1111b

Bit	Name	Description
7:0	P5M1[7:0]	**Port 5 mode select 1**

P5M2 – Port 5 Mode Select 2[6]

7	6	5	4	3	2	1	0
P5M2.7	P5M2.6	P5M2.5	P5M2.4	P5M2.3	P5M2.2	P5M2.1	P5M2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: DDH, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
7:0	P5M2[7:0]	**Port 5 mode select 2**

[6] P5M1 and P5M2 are used in combination to determine the I/O mode of each pin of P5. See Table 8–1. Configuration for Different I/O Modes.

8.6.3 Input Type and Output Strength Control

Each I/O pin can be configured individually as TTL input or Schmitt triggered input. P1OS[3:0] bits are for output strength control of P1.0 to P1.3. These four pins support large sink and source current capability. Note that all PxS and P1OS registers are accessible by switching SFR page to page 1.

P0S – Port 0 Schmitt Triggered Input

7	6	5	4	3	2	1	0
P0S.7	P0S.6	P0S.5	P0S.4	P0S.3	P0S.2	P0S.1	P0S.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B1H, Page: 1 Reset value: 0000 0000b

Bit	Name	Description
n	P0S.n	**P0.n Schmitt triggered input** 0 = TTL level input of P0.n. 1 = Schmitt triggered input of P0.n.

P1S – Port 1 Schmitt Triggered Input

7	6	5	4	3	2	1	0
P1S.7	P1S.6	P1S.5	P1S.4	P1S.3	P1S.2	P1S.1	P1S.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B3H, Page: 1 Reset value: 0000 0000b

Bit	Name	Description
n	P1S.n	**P1.n Schmitt triggered input** 0 = TTL level input of P1.n. 1 = Schmitt triggered input of P1.n.

P2S – Port 2 Schmitt Triggered Input

7	6	5	4	3	2	1	0
P2S.7	P2S.6	P2S.5	P2S.4	P2S.3	P2S.2	P2S.1	P2S.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B5H, Page: 1 Reset value: 0000 0000b

Bit	Name	Description
n	P2S.n	**P2.n Schmitt triggered input** 0 = TTL level input of P2.n. 1 = Schmitt triggered input of P2.n.

P3S – Port 3 Schmitt Triggered Input

7	6	5	4	3	2	1	0
-	P3S.6	P3S.5	P3S.4	P3S.3	P3S.2	P3S.1	P3S.0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: ACH, Page: 1 Reset value: 0000 0000b

Bit	Name	Description
n	P3S.n	**P3.n Schmitt triggered input** 0 = TTL level input of P3.n. 1 = Schmitt triggered input of P3.n.

P4S – Port 4 Schmitt Triggered Input

7	6	5	4	3	2	1	0
-	P4S.6	P4S.5	P4S.4	P4S.3	P4S.2	P4S.1	P4S.0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: DAH, Page: 1 Reset value: 0000 0000b

Bit	Name	Description
n	P4S.n	**P4.n Schmitt triggered input** 0 = TTL level input of P4.n. 1 = Schmitt triggered input of P4.n.

P5S – Port 5 Schmitt Triggered Input

7	6	5	4	3	2	1	0
P5S.7	P5S.6	P5S.5	P5S.4	P5S.3	P5S.2	P5S.1	P5S.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: DCH, Page: 1 Reset value: 0000 0000b

Bit	Name	Description
n	P5S.n	**P5.n Schmitt triggered input** 0 = TTL level input of P5.n. 1 = Schmitt triggered input of P5.n.

P1OS – Port 1 Output Strength Control

7	6	5	4	3	2	1	0
-	-	-	-	P1OS.3	P1OS.2	P1OS.1	P1OS.0
-	-	-	-	R/W	R/W	R/W	R/W

Address: B4H, Page: 1 Reset value: 0000 0000b

Bit	Name	Description
7:4	-	**Reserved**
n	P1OS.n	**P1.n output strength select** 0 = P1.n has normal output strength. 1 = P1.n has large output strength. Note that this bit is valid to switch normal/large source output strength only when its corresponding I/O is configured in its push-pull mode.

9. TIMER/COUNTER 0 AND 1

Timer/Counter 0 and 1 on N76E616 are two 16-bit Timers/Counters. Each of them has two 8-bit registers those form the 16-bit counting register. For Timer/Counter 0, they are TH0, the upper 8-bit register, and TL0, the lower 8-bit register. Similarly, Timer/Counter 1 has two 8-bit registers, TH1 and TL1. TCON and TMOD can configure modes of Timer/Counter 0 and 1.

The Timer or Counter function is selected by the C/$\overline{T}$ bit in TMOD. Each Timer/Counter has its own selection bit. TMOD.2 selects the function for Timer/Counter 0 and TMOD.6 selects the function for Timer/Counter 1

When configured as a "Timer", the timer counts the system clock cycles. The timer clock is 1/12 of the system clock (F_{SYS}) for standard 8051 capability or direct the system clock for enhancement, which is selected by T0M (CKCON.3) bit for Timer 0 and T1M (CKCON.4) bit for Timer 1. In the "Counter" mode, the countering register increases on the falling edge of the external input pin T0. If the sampled value is high in one clock cycle and low in the next, a valid 1-to-0 transition is recognized on T0 or T1 pin. The N76E616 supports the LXT input mode when T0LXTM (T1LXTM) is set. It provides a constant overflow rate no matter how the system clock switches. In addition, each Timer/Counter can be set to operate in any one of four possible modes. Bits M0 and M1 in TMOD do the mode selection.

The Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. This function is enabled by control bits T0OE and T1OE in the P1M1 register, and applies to Timer 0 and Timer 1 respectively. The port outputs will be logic 1 prior to the first timer overflow when this mode is turned on. In order for this mode to function, the C/$\overline{T}$ bit should be cleared selecting the system clock as the clock source for the timer.

Note that the TH0 (TH1) and TL0 (TL1) are accessed separately. It is strongly recommended that in mode 0 or 1, user should stop Timer temporally by clearing TR0 (TR1) bit before reading from or writing to TH0 (TH1) and TL0 (TL1). The free-running reading or writing may cause unpredictable result.

TMOD – Timer 0 and 1 Mode

7	6	5	4	3	2	1	0
GATE	C/$\overline{T}$	M1	M0	GATE	C/$\overline{T}$	M1	M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: 89H Reset value: 0000 0000b

Bit	Name	Description
7	GATE	**Timer 1 gate control** 0 = Timer 1 will clock when TR1 is 1 regardless of $\overline{INT1}$ logic level. 1 = Timer 1 will clock only when TR1 is 1 and $\overline{INT1}$ is logic 1.

Bit	Name	Description
6	C/$\overline{T}$	**Timer 1 Counter/Timer select** 0 = Timer 1 is incremented by internal system clock. 1 = Timer 1 is incremented by the falling edge of the external pin T1.
5 4	M1 M0	**Timer 1 mode select** M1 M0 Timer 1 Mode 0 0 Mode 0: 13-bit Timer/Counter 0 1 Mode 1: 16-bit Timer/Counter 1 0 Mode 2: 8-bit Timer/Counter with auto-reload from TH1 1 1 Mode 3: Timer 1 halted
3	GATE	**Timer 0 gate control** 0 = Timer 0 will clock when TR0 is 1 regardless of $\overline{INT0}$ logic level. 1 = Timer 0 will clock only when TR0 is 1 and $\overline{INT0}$ is logic 1.
2	C/$\overline{T}$	**Timer 0 Counter/Timer select** 0 = Timer 0 is incremented by internal system clock. 1 = Timer 0 is incremented by the falling edge of the external pin T0.
1 0	M1 M0	**Timer 0 mode select** M1 M0 Timer 0 Mode 0 0 Mode 0: 13-bit Timer/Counter 0 1 Mode 1: 16-bit Timer/Counter 1 0 Mode 2: 8-bit Timer/Counter with auto-reload from TH0 1 1 Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit Timer

TCON – Timer 0 and 1 Control (Bit-addressable)

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R (level) R/W (edge)	R/W	R (level) R/W (edge)	R/W

Address: 88H Reset value: 0000 0000b

Bit	Name	Description
7	TF1	**Timer 1 overflow flag** This bit is set when Timer 1 overflows. It is automatically cleared by hardware when the program executes the Timer 1 interrupt service routine. This bit can be set or cleared by software.
6	TR1	**Timer 1 run control** 0 = Timer 1 Disabled. Clearing this bit will halt Timer 1 and the current count will be preserved in TH1 and TL1. 1 = Timer 1 Enabled.
5	TF0	**Timer 0 overflow flag** This bit is set when Timer 0 overflows. It is automatically cleared via hardware when the program executes the Timer 0 interrupt service routine. This bit can be set or cleared by software.
4	TR0	**Timer 0 run control** 0 = Timer 0 Disabled. Clearing this bit will halt Timer 0 and the current count will be preserved in TH0 and TL0. 1 = Timer 0 Enabled.

TL0 – Timer 0 Low Byte

7	6	5	4	3	2	1	0
TL0[7:0]							
R/W							

Address: 8AH Reset value: 0000 0000b

Bit	Name	Description
7:0	TL0[7:0]	**Timer 0 low byte** The TL0 register is the low byte of the 16-bit counting register of Timer 0.

TH0 – Timer 0 High Byte

7	6	5	4	3	2	1	0
TH0[7:0]							
R/W							

Address: 8CH Reset value: 0000 0000b

Bit	Name	Description
7:0	TH0[7:0]	**Timer 0 high byte** The TH0 register is the high byte of the 16-bit counting register of Timer 0.

TL1 – Timer 1 Low Byte

7	6	5	4	3	2	1	0
TL1[7:0]							
R/W							

Address: 8BH Reset value: 0000 0000b

Bit	Name	Description
7:0	TL1[7:0]	**Timer 1 low byte** The TL1 register is the low byte of the 16-bit counting register of Timer 1.

TH1 – Timer 1 High Byte

7	6	5	4	3	2	1	0
TH1[7:0]							
R/W							

Address: 8DH Reset value: 0000 0000b

Bit	Name	Description
7:0	TH1[7:0]	**Timer 1 high byte** The TH1 register is the high byte of the 16-bit counting register of Timer 1.

CKCON – Clock Control

7	6	5	4	3	2	1	0
-	-	-	T1M	T0M	-	-	-
-	-	-	R/W	R/W	-	-	-

Address: 8EH Reset value: 0000 0000b

Bit	Name	Description
4	T1M	**Timer 1 clock mode select** 0 = The clock source of Timer 1 is the system clock divided by 12. It maintains standard 8051 compatibility. 1 = The clock source of Timer 1 is direct the system clock.
3	T0M	**Timer 0 clock mode select** 0 = The clock source of Timer 0 is the system clock divided by 12. It maintains standard 8051 compatibility. 1 = The clock source of Timer 0 is direct the system clock.

AUXR1 – Auxiliary Register 1

7	6	5	4	3	2	1	0
SWRF	RSTPINF	T1LXTM	T0LXTM	GF2	-	0	DPS
R/W	R/W	R/W	R/W	R/W	-	R	R/W

Address: A2H reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
5	T1LXTM	**Timer 1 LXT input mode** 0 = Timer 1 counts the clock selected by C/$\overline{T}$ (TMOD.6) and T1M (CKCON.4). 1 = Timer 1 counts the LXT clock.
4	T0LXTM	**Timer 0 LXT input mode** 0 = Timer 0 counts the clock selected by C/$\overline{T}$ (TMOD.2) and T0M (CKCON.3). 1 = Timer 0 counts the LXT clock.

P3M1 – Port 3 Mode Select 1

7	6	5	4	3	2	1	0
T1OE	T0OE	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: ACH, Page: 0 Reset value: 0011 1111b

Bit	Name	Description
7	T1OE	**Timer 1 output enable** 0 = Timer 1 output Disabled. 1 = Timer 1 output Enabled from T1 pin. Note that Timer 1 output should be enabled only when operating in its Timer mode.
6	T0OE	**Timer 0 output enable** 0 = Timer 0 output Disabled. 1 = Timer 0 output Enabled from T0 pin. Note that Timer 0 output should be enabled only when operating in its Timer mode.

9.1 Mode 0 (13-Bit Timer)

In Mode 0, the Timer/Counter is a 13-bit counter. The 13-bit counter consists of TH0 (TH1) and the five lower bits of TL0 (TL1). The upper three bits of TL0 (TL1) are ignored. The Timer/Counter is enabled when TR0 (TR1) is set and either GATE is 0 or $\overline{INT0}$ ($\overline{INT1}$) is 1. Gate setting as 1 allows the Timer to calculate the pulse width on external input pin $\overline{INT0}$ ($\overline{INT1}$). When the 13-bit value moves from 1FFFH to 0000H, the Timer overflow flag TF0 (TF1) is set and an interrupt occurs if enabled.



Figure 9.1. Timer/Counters 0 and 1 in Mode 0

9.2 Mode 1 (16-Bit Timer)

Mode 1 is similar to Mode 0 except that the counting registers are fully used as a 16-bit counter. Roll-over occurs when a count moves FFFFH to 0000H. The Timer overflow flag TF0 (TF1) of the relevant Timer/Counter is set and an interrupt will occur if enabled.



Figure 9.2. Timer/Counters 0 and 1 in Mode 1

9.3 Mode 2 (8-Bit Auto-Reload Timer)

In Mode 2, the Timer/Counter is in auto-reload mode. In this mode, TL0 (TL1) acts as an 8-bit count register whereas TH0 (TH1) holds the reload value. When the TL0 (TL1) register overflow, the TF0 (TF1) bit in TCON is set, TL0 (TL1) is reloaded with the contents of TH0 (TH1), and the counting process continues from here. The reload operation leaves the contents of the TH0 (TH1) register unchanged. This feature is best suitable for UART baud rate generator for it runs without continuous software intervention. Note that only Timer1 can be the baud rate source for UART. Counting is enabled by setting the TR0 (TR1) bit as 1 and proper setting of GATE and $\overline{INT0}$ ($\overline{INT1}$) pins. The functions of GATE and $\overline{INT0}$ ($\overline{INT1}$) pins are just the same as Mode 0 and 1.



Figure 9.3. Timer/Counters 0 and 1 in Mode 2

9.4 Mode 3 (Two Separate 8-Bit Timers)

Mode 3 has different operating methods for Timer 0 and Timer 1. For Timer/Counter 1, Mode 3 simply freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count registers in this mode. TL0 uses the Timer/Counter 0 control bits C/$\overline{T}$, GATE, TR0, $\overline{INT0}$, and TF0. The TL0 also can be used as a 1-to-0 transition counter on pin T0 as determined by C/$\overline{T}$ (TMOD.2). TH0 is forced as a clock cycle counter and takes over the usage of TR1 and TF1 from Timer/Counter 1. Mode 3 is used in case that an extra 8 bit timer is needed. If Timer/Counter 0 is configured in Mode 3, Timer/Counter 1 can be turned on or off by switching it out of or into its own Mode 3. It can still be used in Modes 0, 1 and 2 although its flexibility is restricted. It no longer has control over its overflow flag TF1 and the enable bit TR1. However Timer 1 can still be used as a Timer/Counter and retains the use of GATE, $\overline{INT1}$ pin, T1M, and T1LXTM. It can be used as a baud rate generator for the serial port or other application not requiring an interrupt.



Figure 9.4. Timer/Counter 0 in Mode 3

10. TIMER 2A/2B/2C/2D

The entire Time 2 block is combined with four identical timers: Timer 2A, Timer 2B, Timer 2C, and Timer 2D. Each timer is implemented simply by an auto-reload, down-counting counter. Note that each timer has the same structure and function. Its own control bits can control each of them individually. Each timer supports two operating modes including auto-reload mode and PWM mode, which is selected by T2xM in T2MOD0 or T2MOD1 register. User can select the pre-scale value by T2xPS[2:0] field. There are two output pins, which generate complementary 50% duty cycle or PWM waveform. In following descriptions and figures, Timer 2A is used as an illustration. The other three timers have the control method the same as Timer 2A.

10.1 Auto-Reload Mode

In auto-reload mode, contents in R2AH and R2AL registers are combined as a 16-bit reload value that determines the underflow rate of Timer 2A. After deciding the pre-scale value and filling proper values in R2AH and R2AL, user can set TR2A (T2CON.0) to start counting. After TR2A is set, R2AH and R2AL are loaded into the internal 16-bit counter and the counter starts down counting. When the counter underflows, TF2A (T2CON.4) is set as 1 by hardware which causes contents of the R2AH and R2AL registers to be reloaded again into the internal 16-bit down counter. If ET2A (EIE.2) is set as 1, the Timer 2A interrupt service routine will be served. In auto-reload mode, TF2A is auto-cleared by hardware after entering its interrupt service routine. There are two complementary output pins available and they toggle whenever the timer underflows. Control bits T2AOE1 and T2AOE2 in the T2OE register enable this function. T2AO1 will be logic 1 prior to the first underflow. The underflow period follows the equation below:

$$\text{Period} = \frac{256 \times \text{R2AH} + \text{R2AL} + 1}{F_{SYS} / \text{Pre-scale}}.$$





Figure 10.1. Timer 2A Auto-Reload Mode Block Diagram

10.2 PWM Mode

In PWM mode, the down counter is configured as an 8-bit width. R2AH and R2AL are reloaded to the counter alternately when every matching 0 event occurs. R2AH determines the width of PWM output high duty and R2AL the low duty. After setting proper pre-scale values in T2MOD0 and T2MOD1, user can set TR2A (T2CON.0) to start PWM output. Meanwhile, R2AH is loaded into the internal 8-bit counter and the counter starts down counting. T2AO1 is logic 1 output before a matching 0 event occurs. Once a matching 0 event occurs, R2AL is reloaded and T2AO1 toggles its output to logic 0. After the next matching 0 event, R2AH is reloaded again and T2AO1 toggles back to logic 1. The timer runs so on repeatedly to generate continuous PWM waveform. The state of the other output pin T2AO2 is just the inverse of T2AO1. When every matching 0 event occurs, TF2A will be set as 1 to require a Timer 2A interrupt. In PWM mode, TF2A needs to be cleared via software by user. The PWM output duty cycle and period follow equations below:

PWM high duty cycle: $\frac{R2AH}{R2AH + R2AL}$.

PWM low duty cycle: $\frac{R2AL}{R2AH + R2AL}$.

PWM period: $\frac{R2AH + R2AL}{F_{SYS} / \text{Pre-scale}}$.





Figure 10.2. Timer 2A PWM Mode Block Diagram



Figure 10.3. Timer 2A PWM Waveform

10.3 Control Registers of Timer 2

T2CON – Timer 2 Control (Bit-addressable)

7	6	5	4	3	2	1	0
TF2D	TF2C	TF2B	TF2A	TR2D	TR2C	TR2B	TR2A
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: C8H Reset value: 0000 0000b

Bit	Name	Description
7	TF2D	**Timer 2D flag** This bit is set when Timer 2D underflows/matches 0. In auto-reload mode, TF2D is automatically cleared by hardware when the program executes the Timer 2D interrupt service routine. This bit can be set or cleared by software.
6	TF2C	**Timer 2C lag** This bit is set when Timer 2C underflows/matches 0. In auto-reload mode, TF2C is automatically cleared by hardware when the program executes the Timer 2C interrupt service routine. This bit can be set or cleared by software.
5	TF2B	**Timer 2B flag** This bit is set when Timer 2B underflows/matches 0. In auto-reload mode, TF2B is automatically cleared by hardware when the program executes the Timer 2B interrupt service routine. This bit can be set or cleared by software.
4	TF2A	**Timer 2A flag** This bit is set when Timer 2A underflows/matches 0. In auto-reload mode, TF2A is automatically cleared by hardware when the program executes the Timer 2A interrupt service routine. This bit can be set or cleared by software.
3	TR2D	**Timer 2D run control** 0 = Timer 2D is stopped and reset. 1 = Timer 2D starts running. Note that in auto-reload mode, the reload registers R2DH and R2DL can only be written when Timer 2D is halted (TR2D bit is 0). If any of R2DH or R2DL is written while TR2D is 1, the result is unpredictable.
2	TR2C	**Timer 2C run control** 0 = Timer 2C is stopped and reset. 1 = Timer 2C starts running. Note that in auto-reload mode, the reload registers R2CH and R2CL can only be written when Timer 2C is halted (TR2C bit is 0). If any of R2CH or R2CL is written while TR2C is 1, the result is unpredictable.
1	TR2B	**Timer 2B run control** 0 = Timer 2B is stopped and reset. 1 = Timer 2B starts running. Note that in auto-reload mode, the reload registers R2BH and R2BL can only be written when Timer 2B is halted (TR2B bit is 0). If any of R2BH or R2BL is written while TR2B is 1, the result is unpredictable.
0	TR2A	**Timer 2A run control** 0 = Timer 2A is stopped and reset. 1 = Timer 2A starts running. Note that in auto-reload mode, the reload registers R2AH and R2AL can only be written when Timer 2A is halted (TR2A bit is 0). If any of R2AH or R2AL is written while TR2A is 1, the result is unpredictable.

T2MOD0 – Timer 2 Mode 0

7	6	5	4	3	2	1	0
T2BM	T2BPS[2:0]			T2AM	T2APS[2:0]		
R/W	R/W			R/W	R/W		

Address: C9H Reset value: 0000 0000b

Bit	Name	Description
7	T2BM	**Timer 2B mode** This bit selects the operation mode of Timer 2B. 0 = Auto-reload mode. 1 = PWM mode. Note that changing this bit may cause unpredictable result when TR2B is 1.
6:4	T2BPS[2:0]	**Timer 2B pre-scalar** These bits determine the scale of the clock divider for Timer 2B. 000 = 1/1. 001 = 1/2. 010 = 1/8. 011 = 1/16. 100 = 1/64. 101 = 1/128. 110 = 1/512. 111 = 1/1024. Note that changing this field may cause unpredictable result when TR2B is 1.
3	T2AM	**Timer 2A mode** This bit selects the operation mode of Timer 2A. 0 = Auto-reload mode. 1 = PWM mode. Note that changing this bit may cause unpredictable result when TR2A is 1.
2:0	T2APS[2:0]	**Timer 2A pre-scalar** These bits determine the scale of the clock divider for Timer 2A. 000 = 1/1. 001 = 1/2. 010 = 1/8. 011 = 1/16. 100 = 1/64. 101 = 1/128. 110 = 1/512. 111 = 1/1024. Note that changing this field may cause unpredictable result when TR2A is 1.

T2MOD1 – Timer 2 Mode 1

7	6	5	4	3	2	1	0
T2DM	T2DPS[2:0]			T2CM	T2CPS[2:0]		
R/W	R/W			R/W	R/W		

Address: CAH Reset value: 0000 0000b

Bit	Name	Description
7	T2DM	**Timer 2D mode** This bit selects the operation mode of Timer 2D. 0 = Auto-reload mode. 1 = PWM mode. Note that changing this bit may cause unpredictable result when TR2D is 1.

Bit	Name	Description
6:4	T2DPS[2:0]	**Timer 2D pre-scalar** These bits determine the scale of the clock divider for Timer 2D. 000 = 1/1. 001 = 1/2. 010 = 1/8. 011 = 1/16. 100 = 1/64. 101 = 1/128. 110 = 1/512. 111 = 1/1024. Note that changing this field may cause unpredictable result when TR2D is 1.
3	T2CM	**Timer 2C mode** This bit selects the operation mode of Timer 2C. 0 = Auto-reload mode. 1 = PWM mode. Note that changing this bit may cause unpredictable result when TR2C is 1.
2:0	T2CPS[2:0]	**Timer 2C pre-scalar** These bits determine the scale of the clock divider for Timer 2C. 000 = 1/1. 001 = 1/2. 010 = 1/8. 011 = 1/16. 100 = 1/64. 101 = 1/128. 110 = 1/512. 111 = 1/1024. Note that changing this field may cause unpredictable result when TR2C is 1.

T2OE – Timer 2 Output Enable

7	6	5	4	3	2	1	0
T2DOE2	T2DOE1	T2COE2	T2COE1	T2BOE2	T2BOE1	T2AOE2	T2AOE1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: CBH Reset value: 0000 0000b

Bit	Name	Description
7	T2DOE2	**Timer 2D output enable 2** 0 = T2DO2 output Disabled. 1 = T2DO2 output Enabled.
6	T2DOE1	**Timer 2D output enable 1** 0 = T2DO1 output Disabled. 1 = T2DO1 output Enabled.
5	T2COE2	**Timer 2C output enable 2** 0 = T2CO2 output Disabled. 1 = T2CO2 output Enabled.
4	T2COE1	**Timer 2C output enable 1** 0 = T2CO1 output Disabled. 1 = T2CO1 output Enabled.
3	T2BOE2	**Timer 2B output enable 2** 0 = T2BO2 output Disabled. 1 = T2BO2 output Enabled.
2	T2BOE1	**Timer 2B output enable 1** 0 = T2BO1 output Disabled. 1 = T2BO1 output Enabled.

Bit	Name	Description
1	T2AOE2	**Timer 2A output enable 2** 0 = T2AO2 output Disabled. 1 = T2AO2 output Enabled.
0	T2AOE1	**Timer 2A output enable 1** 0 = T2AO1 output Disabled. 1 = T2AO1 output Enabled.

R2AL – Timer 2A Reload Low Byte

7	6	5	4	3	2	1	0
R2AL[7:0]							
R/W							

Address: CCH Reset value: 0000 0000b

Bit	Name	Description
7:0	R2AL[7:0]	**Timer 2A reload low byte** In auto-reload mode, it holds the low byte of the reload value of Timer 2A. In PWM mode, it holds the low duty value.

R2AH – Timer 2A Reload High Byte

7	6	5	4	3	2	1	0
R2AH[7:0]							
R/W							

Address: CDH Reset value: 0000 0000b

Bit	Name	Description
7:0	R2AH[7:0]	**Timer 2A reload high byte** In auto-reload mode, it holds the high byte of the reload value of Timer 2A. In PWM mode, it holds the high duty value.

R2BL – Timer 2B Reload Low Byte

7	6	5	4	3	2	1	0
R2BL[7:0]							
R/W							

Address: CEH Reset value: 0000 0000b

Bit	Name	Description
7:0	R2BL[7:0]	**Timer 2B reload low byte** In auto-reload mode, it holds the low byte of the reload value of Timer 2B. In PWM mode, it holds the low duty value.

R2BH – Timer 2B Reload High Byte

7	6	5	4	3	2	1	0
R2BH[7:0]							
R/W							

Address: CFH Reset value: 0000 0000b

Bit	Name	Description
7:0	R2BH[7:0]	**Timer 2B reload high byte** In auto-reload mode, it holds the high byte of the reload value of Timer 2B. In PWM mode, it holds the high duty value.

R2CL – Timer 2C Reload Low Byte

7	6	5	4	3	2	1	0
R2CL[7:0]							
R/W							

Address: D4H Reset value: 0000 0000b

Bit	Name	Description
7:0	R2CL[7:0]	**Timer 2C reload low byte** In auto-reload mode, it holds the low byte of the reload value of Timer 2C. In PWM mode, it holds the low duty value.

R2CH – Timer 2C Reload High Byte

7	6	5	4	3	2	1	0
R2CH[7:0]							
R/W							

Address: D5H Reset value: 0000 0000b

Bit	Name	Description
7:0	R2CH[7:0]	**Timer 2C reload high byte** In auto-reload mode, it holds the high byte of the reload value of Timer 2C. In PWM mode, it holds the high duty value.

R2DL – Timer 2D Reload Low Byte

7	6	5	4	3	2	1	0
R2DL[7:0]							
R/W							

Address: D6H Reset value: 0000 0000b

Bit	Name	Description
7:0	R2DL[7:0]	**Timer 2D reload low byte** In auto-reload mode, it holds the low byte of the reload value of Timer 2D. In PWM mode, it holds the low duty value.

R2DH – Timer 2D Reload High Byte

7	6	5	4	3	2	1	0
R2DH[7:0]							
R/W							

Address: D7H Reset value: 0000 0000b

Bit	Name	Description
7:0	R2DH[7:0]	**Timer 2D reload high byte** In auto-reload mode, it holds the high byte of the reload value of Timer 2D. In PWM mode, it holds the high duty value.

11. TIMER 3

Timer 3 is implemented simply as a 16-bit auto-reload, up-counting timer. The user can select the pre-scale with T3PS[2:0] (T3CON[2:0]) and fill the reload value into R3H and R3L registers to determine its overflow rate. User then can set TR3 (T3CON.3) to start counting. When the counter rolls over FFFFH, TF3 (T3CON.4) is set as 1 and a reload is generated and causes the contents of the R3H and R3L registers to be reloaded into the internal 16-bit counter. If ET3 (EIE1.1) is set as 1, Timer 3 interrupt service routine will be served. TF3 is auto-cleared by hardware after entering its interrupt service routine.

Timer 3 can also be the baud rate clock source of both UARTs. For details, please see Section 14.5 “Baud Rate” on page 73.



Figure 11.1. Timer 3 Block Diagram

T3CON – Timer 3 Control

7	6	5	4	3	2	1	0
SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Address: C4H Reset value: 0000 0000b

Bit	Name	Description
4	TF3	**Timer 3 overflow flag** This bit is set when Timer 3 overflows. It is automatically cleared by hardware when the program executes the Timer 3 interrupt service routine. This bit can be set or cleared by software.
3	TR3	**Timer 3 run control** 0 = Timer 3 is halted. 1 = Timer 3 starts running. Note that the reload registers R3H and R3L can only be written when Timer 3 is halted (TR3 bit is 0). If any of R3H or R3L is written if TR3 is 1, result is unpredictable.
2:0	T3PS[2:0]	**Timer 3 pre-scalar** These bits determine the scale of the clock divider for Timer 3. 000 = 1/1. 001 = 1/2. 010 = 1/4. 011 = 1/8. 100 = 1/16. 101 = 1/32. 110 = 1/64. 111 = 1/128.

R3L – Timer 3 Reload Low Byte

7	6	5	4	3	2	1	0
R3L[7:0]							
R/W							

Address: C5H Reset value: 0000 0000b

Bit	Name	Description
7:0	R3L[7:0]	**Timer 3 reload low byte** It holds the low byte of the reload value of Timer 3.

R3H – Timer 3 Reload High Byte

7	6	5	4	3	2	1	0
R3H[7:0]							
R/W							

Address: C6H Reset value: 0000 0000b

Bit	Name	Description
7:0	R3H[7:0]	**Timer 3 reload high byte** It holds the high byte of the reload value of Time 3.

12. WATCHDOG TIMER (WDT)

The N76E616 provides one Watchdog Timer (WDT). It can be configured as a time-out reset timer to reset whole device. Once the device runs in an abnormal status or hangs up by outward interference, a WDT reset recover the system. It provides a system monitor, which improves the reliability of the system. Therefore, WDT is especially useful for system that is susceptible to noise, power glitches, or electrostatic discharge. The WDT also can be configured as a general purpose timer, of which the periodic interrupt serves as an event timer or a durational system supervisor in a monitoring system, which is able to operate during Idle or Power-down mode. WDTEN[3:0] (CONFIG4[7:4]) initialize the WDT to operate as a time-out reset timer or a general purpose timer.

CONFIG4

7	6	5	4	3	2	1	0
WDTEN[3:0]				-	-	-	-
R/W				-	-	-	-

Factory default value: 1111 1111b

Bit	Name	Description
7:4	WDTEN[3:0]	**WDT enable** This field configures the WDT behavior after MCU execution. 1111 = WDT is Disabled. WDT can be used as a general-purpose timer via software control. 0101 = WDT is Enabled as a time-out reset timer and it stops running during Idle or Power-down mode. Others = WDT is Enabled as a time-out reset timer and it keeps running during Idle or Power-down mode.

The WDT is implemented with a set of divider that divides the LIRC clock nominal 10 kHz. The divider output is selectable and determines the time-out interval. When the time-out interval is fulfilled, it will wake the system up from Idle or Power-down mode and an interrupt event will occur if WDT interrupt is enabled. If WDT is initialized as a time-out reset timer, a system reset will occur after a period of delay if without any software action.

WDCON – Watchdog Timer Control (TA protected)

7	6	5	4	3	2	1	0
WDTR	WDCLR	WDTF	WIDPD	WDTRF[1]	WDPS[2:0][2]		
R/W	R/W	R/W	R/W	R/W	R/W		

Address: AAH Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
7	WDTR	**WDT run** This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. At this time, WDT works as a general-purpose timer. 0 = WDT Disabled. 1 = WDT Enabled. The WDT counter starts running.

Bit	Name	Description
6	WDCLR	**WDT clear** Setting this bit will reset the WDT count to 00H. It puts the counter in a known state and prohibits the system from unpredictable reset. The meaning of writing and reading WDCLR bit is different. Writing: 0 = No effect. 1 = Clearing WDT counter. Reading: 0 = WDT counter is completely cleared. 1 = WDT counter is not yet cleared.
5	WDTF	**WDT time-out flag** This bit indicates an overflow of WDT counter. This flag should be cleared by software.
4	WIDPD	**WDT running in Idle or Power-down mode** This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. It decides whether WDT runs in Idle or Power-down mode when WDT works as a general purpose timer. 0 = WDT stops running during Idle or Power-down mode. 1 = WDT keeps running during Idle or Power-down mode.
3	WDTRF	**WDT reset flag** When the CPU is reset by WDT time-out event, this bit will be set via hardware. This flag is recommended to be cleared via software after reset.
2:0	WDPS[2:0]	**WDT clock pre-scalar select** These bits determine the pre-scale of WDT clock from 1/1 through 1/256. See Table 12–1. The default is the maximum pre-scale value.

[1] WDTRF will be cleared after power-on reset, be set after WDT reset, and remains unchanged after any other resets.
[2] WDPS[2:0] are all set after power-on reset and keep unchanged after any reset other than power-on reset.

The Watchdog time-out interval is determined by the equation $\frac{1}{F_{LIRC} \times clockdividerscalar} \times 64$, where F_{LIRC} is the frequency of 10 kHz internal oscillator. The following table shows an example of the Watchdog time-out interval with different pre-scales.

Table 12–1. Watchdog Timer-out Interval Under Different Pre-scalars

WDPS.2	WDPS.1	WDPS.0	Clock Divider Scale	Watchdog Time-out Interval (F_{LIRC} ~= 10 kHz)
0	0	0	1/1	6.40 ms
0	0	1	1/4	25.60 ms
0	1	0	1/8	51.20 ms
0	1	1	1/16	102.40 ms
1	0	0	1/32	204.80 ms
1	0	1	1/64	409.60 ms
1	1	0	1/128	819.20 ms
1	1	1	1/256	1.638 s

12.1 Time-Out Reset Timer

When the CONFIG bits WDTEN[3:0] (CONFIG4[7:4]) is not FH, the WDT is initialized as a time-out reset timer. If WDTEN[3:0] is not 5H, the WDT is allowed to continue running after the system enters Idle or Power-down mode. Note that when WDT is initialized as a time-out reset timer, WDTR and WIDPD has no function.



Figure 12.1. WDT as A Time-Out Reset Timer

After the device is powered and it starts to execute software code, the WDT starts counting simultaneously. The time-out interval is selected by the three bits WDPS[2:0] (WDCON[2:0]). When the selected time-out occurs, the WDT will set the interrupt flag WDTF (WDCON.5). If the WDT interrupt enable bit EWDT (EIE.4) and global interrupt enable EA are both set, the WDT interrupt routine will be executed. Meanwhile, an additional 512 clocks of the LIRC delays to expect a counter clearing by setting WDCLR to avoid the system reset by WDT if the device operates normally. If no counter reset by writing 1 to WDCLR during this 512-clock period, a WDT reset will happen. Setting WDCLR bit is used to clear the counter of the WDT. This bit is self-cleared for user monitoring it. Once a reset due to WDT occurs, the WDT reset flag WDTRF (WDCON.3) will be set. This bit keeps unchanged after any reset other than a power-on reset. User may clear WDTRF via software. Note that all bits in WDCON require timed access writing.

NOTICE: WDT counter has been specially taken care. The hardware automatically clears WDT counter and pre-scalar value after :

(1) Entering into or being woken-up from Idle or Power Down mode

(2) Any resets. It prevents unconscious system reset.

The main application of the WDT with time-out reset enabling is for the system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, CPU may begin to execute erroneous codes and operate in an unpredictable state. If this is left unchecked the entire system may crash. Using the WDT during software development requires user to select proper “Feeding Dog” time by clearing the WDT counter. By inserting the instruction of setting WDCLR, it allows the code to run without any WDT reset. However If any erroneous code executes by any interference, the instructions to clear the WDT counter will not be executed at the required instants. Thus, the WDT reset will occur to reset the system state from an erroneously executing condition and recover the system.

12.2 General Purpose Timer

There is another application of the WDT, which is used as a simple, long period timer. When the CONFIG bits WDTEN[3:0] (CONFIG4[7:4]) is FH, the WDT is initialized as a general purpose timer. In this mode, WDTR and WIDPD are fully accessed via software.



Figure 12.2. Watchdog Timer Block Diagram

The WDT starts running by setting WDTR as 1 and halts by clearing WDTR as 0. The WDTF flag will be set while the WDT completes the selected time interval. The software polls the WDTF flag to detect a time-out. An interrupt will occur if the individual interrupt EWDT (EIE.4) and global interrupt enable EA is set. WDT will continue counting. User should clear WDTF and wait for the next overflow by polling WDTF flag or waiting for the interrupt occurrence.

In some application of low power consumption, the CPU usually stays in Idle mode when nothing needs to be served to save power consumption. After a while the CPU will be woken up to check if anything needs to be served at an interval of programmed period implemented by Timer 0 to Timer 3. However, the current consumption of Idle mode still keeps at a “mA” level. To further reducing the current consumption to “μA” level, the CPU should stay in Power-down mode when nothing needs to be served, and has the ability of waking up at a programmable interval. The N76E616 is equipped with this useful function by WDT waking up. It provides a very low power LIRC as the clock source of the WDT. It is also able to count under Power-down mode and wake CPU up.

The demo code to accomplish this feature is shown below.

```
        ORG    0000H
        LJMP   START

        ORG    0053H
        LJMP   WDT_ISR

        ORG    0100H
;*******************************************************************
;WDT interrupt service routine
;*******************************************************************
WDT_ISR:
        CLR    EA
        MOV    TA,#0AAH
        MOV    TA,#55H
        ANL    WDCON,#11011111B    ;clear WDT interrupt flag
        SETB   EA
        RETI

;*******************************************************************
;Start here
;*******************************************************************
START:
        MOV    TA,#0AAH
        MOV    TA,#55H
        ORL    WDCON,#00010111B    ;choose interval length and enable WDT running during
                                   ;Power-down
        SETB   EWDT                ;enable WDT interrupt
        SETB   EA

        MOV    TA,#0AAH
        MOV    TA,#55H
        ORL    WDCON,#10000000B    ; WDT run

;*******************************************************************
;Enter Power-down mode
;*******************************************************************
LOOP:
        ORL    PCON,#02H
        LJMP   LOOP
```

13. SELF WAKE-UP TIMER (WKT)

The N76E616 has a dedicated Self Wake-up Timer (WKT), which serves for a periodic wake-up timer in low power mode or for general-purpose timer. WKT remains counting in Idle or Power-down mode. When WKT is being used as a wake-up timer, a start of WKT can occur just prior to entering a power management mode. WKT has two clock sources, LIRC or LXT, determined by WKTCKS (WKCON.5) bit. Note that the system clock frequency must be twice over WKT clock. If WKT starts counting, the selected clock source will remain active once the device enters Idle or Power-down mode. Note that the selected clock source of WKT will not automatically enable along with WKT configuration. User should manually enable the selected clock source and waiting for stability to ensure a proper operation.

The WKT is implemented simply as a 8-bit auto-reload, up-counting timer with pre-scale 1/1 to 1/512 selected by WKPS[2:0] (WKCON[2:0]). User fills the reload value into RWK register to determine its overflow rate. The WKTR (WKCON.3) can be set to start counting. When the counter rolls over FFH, WKTF (WKCON.4) is set as 1 and a reload is generated and causes the contents of the RWK register to be reloaded into the internal 8-bit counter. If EWKT (EIE1.2) is set as 1, WKT interrupt service routine will be served.



Figure 13.1. Self Wake-Up Timer Block Diagram

WKCON – Self Wake-up Timer Control

7	6	5	4	3	2	1	0
-	-	WKTCKS	WKTF	WKTR	WKPS[2:0]		
-	-	R/W	R/W	R/W	R/W		

Address: 8FH Reset value: 0000 0000b

Bit	Name	Description
5	WKTCKS	**WKT clock source select** 0 = LIRC. 1 = LXT. Note that this bit cannot be switched on-the-fly when WKT is running. It must be selected before WKTR is set as 1.
4	WKTF	**WKT overflow flag** This bit is set when WKT overflows. If the WKT interrupt and the global interrupt are enabled, setting this bit will make CPU execute WKT interrupt service routine. This bit is not automatically cleared via hardware and should be cleared via software.

Bit	Name	Description
3	WKTR	**WKT run control** 0 = WKT is halted. 1 = WKT starts running. Note that the reload register RWK can only be written when WKT is halted (WKTR bit is 0). If WKT is written while WKTR is 1, result is unpredictable.
2:0	WKPS[2:0]	**WKT pre-scalar** These bits determine the pre-scale of WKT clock. 000 = 1/1. 001 = 1/4. 010 = 1/16. 011 = 1/64. 100 = 1/256. 101 = 1/512. 110 = 1/1024. 111 = 1/2048.

RWK – Self Wake-up Timer Reload Byte

7	6	5	4	3	2	1	0
RWK[7:0]							
R/W							

Address: 86H Reset value: 0000 0000b

Bit	Name	Description
7:0	RWK[7:0]	**WKT reload byte** It holds the 8-bit reload value of WKT. Note that RWK should not be FFH if the pre-scale is 1/1 for implement limitation.

14. SERIAL PORT (UART)

The N76E616 includes two enhanced full duplex serial ports enhanced with automatic address recognition and framing error detection. As control bits of these two serial ports are implemented the same, the bit names (including interrupt enabling or priority setting bits) end with "_1" (e.g. SCON_1) to indicate serial port 1 control bits for making a distinction between these two serial ports. General speaking, in the following contents, there will not be any reference to serial port 1, but only to serial port 0.

Each serial port supports one synchronous communication mode, Mode 0, and three modes of full duplex UART (Universal Asynchronous Receiver and Transmitter), Mode 1, 2, and 3. This means it can transmit and receive simultaneously. The serial port is also receiving-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. The receiving and transmitting registers are both accessed at SBUF. Writing to SBUF loads the transmitting register, and reading SBUF accesses a physically separate receiving register. There are four operation modes in serial port. In all four modes, transmission initiates by any instruction that uses SBUF as a destination register.

SCON – Serial Port Control (Bit-addressable)

7	6	5	4	3	2	1	0
SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: 98H Reset value: 0000 0000b

Bit	Name	Description
7	SM0/FE	**Serial port mode select**
6	SM1	SMOD0 (PCON.6) = 0: See Table 14–1. Serial Port 0 Mode Description for details. SMOD0 (PCON.6) = 1: SM0/FE bit is used as frame error (FE) status flag. It is cleared by software. 0 = Frame error (FE) did not occur. 1 = Frame error (FE) occurred and detected.
5	SM2	**Multiprocessor communication mode enable** The function of this bit is dependent on the serial port 0 mode. Mode 0: This bit selects the baud rate between F_{SYS}/12 and F_{SYS}/2. 0 = The clock runs at F_{SYS}/12 baud rate. It maintains standard 8051 compatibility. 1 = The clock runs at F_{SYS}/2 baud rate for faster serial communication. Mode 1: This bit checks valid stop bit. 0 = Reception is always valid no matter the logic level of stop bit. 1 = Reception is valid only when the received stop bit is logic 1 and the received data matches "Given" or "Broadcast" address. Mode 2 or 3: For multiprocessor communication. 0 = Reception is always valid no matter the logic level of the 9th bit. 1 = Reception is valid only when the received 9th bit is logic 1 and the received data matches "Given" or "Broadcast" address.

Bit	Name	Description
4	REN	**Receiving enable** 0 = Serial port 0 reception Disabled. 1 = Serial port 0 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is initiated by the condition REN = 1 and RI = 0.
3	TB8	**9th transmitted bit** This bit defines the state of the 9th transmission bit in serial port 0 Mode 2 or 3. It is not used in Mode 0 or 1.
2	RB8	**9th received bit** The bit identifies the logic level of the 9th received bit in serial port 0 Mode 2 or 3. In Mode 1, RB8 is the logic level of the received stop bit. SM2 bit as logic 1 has restriction for exception. RB8 is not used in Mode 0.
1	TI	**Transmission interrupt flag** This flag is set by hardware when a data frame has been transmitted by the serial port 0 after the 8th bit in Mode 0 or the last data bit in other modes. When the serial port 0 interrupt is enabled, setting this bit causes the CPU to execute the serial port 0 interrupt service routine. This bit should be cleared manually via software.
0	RI	**Receiving interrupt flag** This flag is set via hardware when a data frame has been received by the serial port 0 after the 8th bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3. SM2 bit as logic 1 has restriction for exception. When the serial port 0 interrupt is enabled, setting this bit causes the CPU to execute to the serial port 0 interrupt service routine. This bit should be cleared manually via software.

SCON_1 – Serial Port 1 Control (bit-addressable)

7	6	5	4	3	2	1	0
SM0_1/FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: F8H Reset value: 0000 0000b

Bit	Name	Description
7	SM0_1/FE_1	**Serial port 1 mode select**
6	SM1_1	SMOD0_1 (T3CON.6) = 0: See Table 14–2. Serial Port 1 Mode Description for details. SMOD0_1 (T3CON.6) = 1: SM0_1/FE_1 bit is used as frame error (FE) status flag. It is cleared by software. 0 = Frame error (FE) did not occur. 1 = Frame error (FE) occurred and detected.
5	SM2_1	**Multiprocessor communication mode enable** The function of this bit is dependent on the serial port 1 mode. Mode 0: No effect. Mode 1: This bit checks valid stop bit. 0 = Reception is always valid no matter the logic level of stop bit. 1 = Reception is valid only when the received stop bit is logic 1 and the received data matches “Given” or “Broadcast” address. Mode 2 or 3: For multiprocessor communication. 0 = Reception is always valid no matter the logic level of the 9th bit. 1 = Reception is valid only when the received 9th bit is logic 1 and the received data matches “Given” or “Broadcast” address.
4	REN_1	**Receiving enable** 0 = Serial port 1 reception Disabled. 1 = Serial port 1 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is initiated by the condition REN_1 = 1 and RI_1 = 0.
3	TB8_1	**9th transmitted bit** This bit defines the state of the 9th transmission bit in serial port 1 Mode 2 or 3. It is not used in Mode 0 or 1.
2	RB8_1	**9th received bit** The bit identifies the logic level of the 9th received bit in serial port 1 Mode 2 or 3. In Mode 1, RB8_1 is the logic level of the received stop bit. SM2_1 bit as logic 1 has restriction for exception. RB8_1 is not used in Mode 0.
1	TI_1	**Transmission interrupt flag** This flag is set by hardware when a data frame has been transmitted by the serial port 1 after the 8th bit in Mode 0 or the last data bit in other modes. When the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute the serial port 1 interrupt service routine. This bit must be cleared manually via software.
0	RI_1	**Receiving interrupt flag** This flag is set via hardware when a data frame has been received by the serial port 1 after the 8th bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3. SM2_1 bit as logic 1 has restriction for exception. When the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute to the serial port 1 interrupt service routine. This bit must be cleared manually via software.

PCON – Power Control

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Address: 87H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
7	SMOD	**Serial port 0 double baud rate enable** Setting this bit doubles the serial port baud rate when UART0 is in Mode 2 or when Timer 1 overflow is used as the baud rate source of UART0 Mode 1 or 3. See Table 14–1. Serial Port 0 Mode Description for details.
6	SMOD0	**Serial port 0 framing error flag access enable** 0 = SCON.7 accesses to SM0 bit. 1 = SCON.7 accesses to FE bit.

T3CON – Timer 3 Control

7	6	5	4	3	2	1	0
SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Address: C4H Reset value: 0000 0000b

Bit	Name	Description
7	SMOD_1	**Serial port 1 double baud rate enable** Setting this bit doubles the serial port baud rate when UART1 is in Mode 2. See Table 14–2. Serial Port 1 Mode Description for details.
6	SMOD0_1	**Serial port 1 framing error access enable** 0 = SCON_1.7 accesses to SM0_1 bit. 1 = SCON_1.7 accesses to FE_1 bit.

Table 14–1. Serial Port 0 Mode Description

Mode	SM0	SM1	Description	Frame Bits	Baud Rate
0	0	0	Synchronous	8	F_{SYS} divided by 12 or by 2[1]
1	0	1	Asynchronous	10	Timer 1/Timer 3 overflow rate divided by 32 or divided by 16[2]
2	1	0	Asynchronous	11	F_{SYS} divided by 32 or 64[2]
3	1	1	Asynchronous	11	Timer 1/Timer 3 overflow rate divided by 32 or divided by 16[2]

[1] While SM2 (SCON.5) is logic 1.
[2] While SMOD (PCON.7) is logic 1.

Table 14–2. Serial Port 1 Mode Description

Mode	SM0	SM1	Description	Frame Bits	Baud Rate
0	0	0	Synchronous	8	F_{SYS} divided by 12 or by 2[1]
1	0	1	Asynchronous	10	Timer 3 overflow rate divided by 16
2	1	0	Asynchronous	11	F_{SYS} divided by 32 or 64[2]
3	1	1	Asynchronous	11	Timer 3 overflow rate divided by 16

[1] While SM2_1 (SCON_1.5) is logic 1.
[2] While SMOD_1 (T3CON.7) is logic 1.

SBUF – Serial Port 0 Data Buffer

7	6	5	4	3	2	1	0
SBUF[7:0]							
R/W							

Address: 99H Reset value: 0000 0000b

Bit	Name	Description
7:0	SBUF[7:0]	**Serial port 0 data buffer** This byte actually consists two separate registers. One is the receiving resister, and the other is the transmitting buffer. When data is moved to SBUF, it goes to the transmitting buffer and is shifted for serial transmission. When data is moved from SBUF, it comes from the receiving register. The transmission is initiated through giving data to SBUF.

SBUF_1 – Serial Port 1 Data Buffer

7	6	5	4	3	2	1	0
SBUF_1[7:0]							
R/W							

Address: 9AH Reset value: 0000 0000b

Bit	Name	Description
7:0	SBUF_1[7:0]	**Serial port 1 data buffer** This byte actually consists two separate registers. One is the receiving resister, and the other is the transmitting buffer. When data is moved to SBUF_1, it goes to the transmitting buffer and is shifted for serial transmission. When data is moved from SBUF_1, it comes from the receiving register. The transmission is initiated through giving data to SBUF_1.

14.1 Mode 0

Mode 0 provides synchronous communication with external devices. Serial data enters and exits through RXD pin. TXD outputs the shift clocks. 8-bit frame of data are transmitted or received. Mode 0 therefore provides half-duplex communication because the transmitting or receiving data is via the same data line RXD. The baud rate is enhanced to be selected as $F_{SYS}/12$ if SM2 (SCON.5) is 0 or as $F_{SYS}/2$ if SM2 is 1. Note that whenever transmitting or receiving, the serial clock is always generated by the MCU. Thus any device on the serial port in Mode 0 should accept the MCU as the master. Figure 14.1 shows the associated timing of the serial port in Mode 0.



Figure 14.1. Serial Port Mode 0 Timing Diagram

As shown there is one bi-directional data line (RXD) and one shift clock line (TXD). The shift clocks are used to shift data in or out of the serial port controller bit by bit for a serial communication. Data bits enter or emit LSB first. The band rate is equal to the shift clock frequency.

Transmission is initiated by any instruction writes to SBUF. The control block will then shift out the clocks and begin to transfer data until all 8 bits are complete. Then the transmitted flag TI (SCON.1) will be set 1 to indicate one byte transmitting complete.

Reception is initiated by the condition REN (SCON.4) = 1 and RI (SCON.0) = 0. This condition tells the serial port controller that there is data to be shifted in. This process will continue until 8 bits have been received. Then the received flag RI will be set as 1. User can clear RI to triggering the next byte reception.

14.2 Mode 1

Mode 1 supports asynchronous, full duplex serial communication. The asynchronous mode is commonly used for communication with PCs, modems or other similar interfaces. In Mode 1, 10 bits are transmitted through TXD or received through RXD including a start bit (logic 0), 8 data bits (LSB first) and a stop bit (logic 1). The Timer 1 determines the baud rate. SMOD (PCON.7) setting 1 makes the baud rate double. Figure 14.2 shows the associated timings of the serial port in Mode 1 for transmitting and receiving.



Figure 14.2. Serial Port Mode 1 Timing Diagram

Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin. First, the start bit comes out; the 8-bit data follows to be shifted out and then ends with a stop bit. After the stop bit appears, TI (SCON.1) will be set to indicate one-byte transmission complete. All bits are shifted out depending on the rate determined by the baud rate generator.

Once the baud rate generator is activated and REN (SCON.4) is 1, the reception can begin at any time. Reception is initiated by a detected 1-to-0 transition at RXD. Data will be sampled and shifted in at the selected baud rate. In the midst of the stop bit, certain conditions should be met to load SBUF with the received data:

1. RI (SCON.0) = 0, and

2. Either SM2 (SCON.5) = 0, or the received stop bit = 1 while SM2 = 1 and the received data matches “Given” or “Broadcast” address. (For enhancement function, see 14.7 “Multiprocessor Communication” and 14.8 “Automatic Address Recognition”.)

If these conditions are met, then the SBUF will be loaded with the received data, the RB8 (SCON.2) with stop bit, and RI will be set. If these conditions fail, there will be no data loaded and RI will remain 0. After above receiving progress, the serial control will look forward another 1-to-0 transition on RXD pin to start next data reception.

14.3 Mode 2

Mode 2 supports asynchronous, full duplex serial communication. Different from Mode1, there are 11 bits to be transmitted or received. They are a start bit (logic 0), 8 data bits (LSB first), a programmable 9th bit TB8 or RB8 bit and a stop bit (logic 1). The most common use of 9th bit is to put the parity bit in it or to label address or data frame for multiprocessor communication. The baud rate is fixed as 1/32 or 1/64 the system clock

frequency depending on SMOD (PCON.7) bit. Figure 14.3 shows the associated timings of the serial port in Mode 2 for transmitting and receiving.



Figure 14.3. Serial Port Mode 2 and 3 Timing Diagram

Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin. First, the start bit comes out, the 8-bit data and bit TB8 (SCON.3) follows to be shifted out and then ends with a stop bit. After the stop bit appears, TI will be set to indicate the transmission complete.

While REN is set, the reception is allowed at any time. A falling edge of a start bit on RXD will initiate the reception progress. Data will be sampled and shifted in at the selected baud rate. In the midst of the stop bit, certain conditions should be met to load SBUF with the received data:

1. RI (SCON.0) = 0, and

2. Either SM2 (SCON.5) = 0, or the received 9th bit = 1 while SM2 = 1 and the received data matches “Given” or “Broadcast” address. (For enhancement function, see 14.7 “Multiprocessor Communication” and 14.8 “Automatic Address Recognition”.)

If these conditions are met, the SBUF will be loaded with the received data, the RB8(SCON.2) with the received 9th bit and RI will be set. If these conditions fail, there will be no data loaded and RI will remain 0. After above receiving progress, the serial control will look forward another 1-to-0 transition on RXD pin to start next data reception.

14.4 Mode 3

Mode 3 has the same operation as Mode 2, except its baud rate clock source uses Timer 1 overflows as its baud rate clocks. See Figure 14.3 for timing diagram of Mode 3. It has no difference from Mode 2.

14.5 Baud Rate

The baud rate source and speed for different modes of serial port is quite different from one another. All cases are listed in Table 14–3. The user should calculate the baud rate according to their system configuration.

In Mode 1 or 3, the baud rate clock source of UART0 can be selected from Timer 1 or Timer 3. User can select the baud rate clock source by BRCK (T3CON.5). For UART1, its baud rate clock comes only from Timer 3 as its unique clock source.

T3CON – Timer 3 Control

7	6	5	4	3	2	1	0
SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Address: C4H Reset value: 0000 0000b

Bit	Name	Description
5	BRCK	**Serial port 0 baud rate clock source** This bit selects which Timer is used as the baud rate clock source when serial port 0 is in Mode 1 or 3. 0 = Timer 1. 1 = Timer 3.

When using Timer 1 as the baud rate clock source, note that the Timer 1 interrupt should be disabled. Timer 1 itself can be configured for either “Timer” or “Counter” operation. It can be in any of its three running modes. However, in the most typical applications, it is configured for “Timer” operation, in the auto-reload mode (Mode 2). If using Timer 3 as the baud rate generator, its interrupt should also be disabled.

Table 14–3. UART Baud Rate Equations

UART Mode	Baud Rate Clock Source	Baud Rate
0	System clock	$F_{SYS}/12$ or $F_{SYS}/2$ [1]
2	System clock	$F_{SYS}/64$ or $F_{SYS}/32$ [2]
1 or 3	Timer 1 (only for UART0)[3]	$\frac{2^{SMOD}}{32} \times \frac{F_{SYS}}{12 \times (256 - TH1)}$ or $\frac{2^{SMOD}}{32} \times \frac{F_{SYS}}{256 - TH1}$ [4]
	Timer 3 (for UART0)	$\frac{2^{SMOD}}{32} \times \frac{F_{SYS}}{Pre\text{-}scale \times (65536 - \{R3H, R3L\})}$ [5]
	Timer 3 (for UART1)	$\frac{1}{16} \times \frac{F_{SYS}}{Pre\text{-}scale \times (65536 - \{R3H, R3L\})}$ [5]

[1] SM2 (SCON.5) or SM2_1(SCON_1.5) is set as logic 1.
[2] SMOD (PCON.7) or SMOD_1(T3CON.7) is set as logic 1.
[3] Timer 1 is configured as a timer in auto-reload mode (Mode 2).
[4] T1M (CKCON.4) is set as logic 1. While SMOD is 1, TH1 should not be FFH.

[5] {R3H,R3L} in the equation means $256 \times RH3 + RL3$. While SMOD is 1 and pre-scale is 1/1, {R3H,R3L} should not be FFFFH.

Table 14–4 lists various commonly used baud rates and how they can be obtained with Timer 1. In this mode, Timer 1 operates as an auto-reload Timer with SMOD (PCON.7) is 0 and T1M (CKCON.4) is 0. Table 14–5 is related to UART0 for Timer 3. This table illustrates that when SMOD is 0. The same setting doubles the baud rate for UART1.

Table 14–4. Commonly Used Baud Rates by Timer 1

Baud Rate (bps)	Oscillator Frequency (MHz)			
	3.6864	7.3728	11.0592	14.7456
	TH1 reload value			
57600	-	-	-	-
38400	-	-	-	FFH
19200	-	FFH	-	FEH
9600	FFH	FEH	FDH	FCH
4800	FEH	FCH	FAH	F8H
2400	FCH	F8H	F4H	F0H
1200	F8H	F0H	E8H	E0H
300	E0H	C0H	A0H	80H

Table 14–5. Commonly Used Baud Rates by Timer 3

Baud Rate (bps)	Oscillator Frequency (MHz)							
	3.6864	4	7.3728	8	11.0592	12	14.7456	16
	{R3H,R3L} Reload Value							
115200	FFFFH	-	FFFEH	-	FFFDH	-	FFFCH	-
57600	FFFEH	-	FFFCH	-	FFFAH	-	FFF8H	-
38400	FFFDH	-	FFFAH	-	FFF7H	-	FFF4H	FFF3H
19200	FFFAH	-	FFF4H	FFF3H	FFEEH	-	FFE8H	FFE6H
9600	FFF4H	FFF3H	FFE8H	FFE6H	FFDCH	FFD9H	FFD0H	FFCCH
4800	FFE8H	FFE6H	FFD0H	FFCCH	FFB8H	FFB2H	FFA0H	FF98H
2400	FFD0H	FFCCH	FFA0H	FF98H	FF70H	FF64H	FF40H	FF30H
1200	FFA0H	FF98H	FF40H	FF30H	FEE0H	FEC8H	FE80H	FE5FH
300	FE80H	FE5FH	FD00H	FCBFH	FB80H	FB1EH	FA00H	F97DH

14.6 Framing Error Detection

Framing error detection is provided for asynchronous modes. (Mode 1, 2, or 3.) The framing error occurs when a valid stop bit is not detected due to the bus noise or contention. The UART can detect a framing error and notify the software.

The framing error bit, FE, is located in SCON.7. This bit normally serves as SM0. While the framing error accessing enable bit SMOD0 (PCON.6) is set 1, it serves as FE flag. Actually, SM0 and FE locate in different registers.

The FE bit will be set 1 via hardware while a framing error occurs. FE can be checked in UART interrupt service routine if necessary. Note that SMOD0 should be 1 while reading or writing to FE. If FE is set, any following frames received without frame error will not clear the FE flag. The clearing has to be done via software.

14.7 Multiprocessor Communication

The N76E616 multiprocessor communication feature lets a master device send a multiple frame serial message to a slave device in a multi-slave configuration. It does this without interrupting other slave devices that may be on the same serial line. This feature can be used only in UART Mode 2 or 3. User can enable this function by setting SM2 (SCON.5) as logic 1 so that when a byte of frame is received, the serial interrupt will be generated only if the 9th bit is 1. (For Mode 2, the 9th bit is the stop bit.) When the SM2 bit is 1, serial data frames that are received with the 9th bit as 0 do not generate an interrupt. In this case, the 9th bit simply separates the slave address from the serial data.

When the master device wants to transmit a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte. In an address byte, the 9th bit is 1 and in a data byte, it is 0. The address byte interrupts all slaves so that each slave can examine the received byte and see if it is addressed by its own slave address. The addressed slave then clears its SM2 bit and prepares to receive incoming data bytes. The SM2 bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

Follow the steps below to configure multiprocessor communications:

1. Set all devices (masters and slaves) to UART Mode 2 or 3.

2. Write the SM2 bit of all the slave devices to 1.

3. The master device's transmission protocol is:

   – First byte: the address, identifying the target slave device, (9th bit = 1).

   – Next bytes: data, (9th bit = 0).

4. When the target slave receives the first byte, all of the slaves are interrupted because the 9th data bit is 1. The targeted slave compares the address byte to its own address and then clears its SM2 bit to receiving incoming data. The other slaves continue operating normally.

5. After all data bytes have been received, set SM2 back to 1 to wait for next address.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. For Mode 1 reception, if SM2 is 1, the receiving interrupt will not be issue unless a valid stop bit is received.

14.8 Automatic Address Recognition

The automatic address recognition is a feature, which enhances the multiprocessor communication feature by allowing the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address, which passes by the serial port. Only when the serial port recognizes its own address, the receiver sets RI bit to request an interrupt. The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled, SM2 is set.

If desired, user may enable the automatic address recognition feature in Mode 1. In this configuration, the stop bit takes the place of the ninth data bit. RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

Using the automatic address recognition feature allows a master to selectively communicate with one or more slaves by invoking the "Given" slave address or addresses. All of the slaves may be contacted by using the "Broadcast" address. Two SFRs are used to define the slave address, SADDR, and the slave address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address, which the master will use for addressing each of the slaves. Use of the "Given" address allows multiple slaves to be recognized while excluding others.

SADDR – Slave 0 Address

7	6	5	4	3	2	1	0
SADDR[7:0]							
R/W							

Address: A9H Reset value: 0000 0000b

Bit	Name	Description
7:0	SADDR[7:0]	**Slave 0 address** This byte specifies the microcontroller's own slave address for UATR0 multi-processor communication.

SADEN – Slave 0 Address Mask

7	6	5	4	3	2	1	0
SADEN[7:0]							
R/W							

Address: B9H Reset value: 0000 0000b

Bit	Name	Description
7:0	SADEN[7:0]	**Slave 0 address mask** This byte is a mask byte of UART0 that contains “don’t-care” bits (defined by zeros) to form the device’s “Given” address. The don’t-care bits provide the flexibility to address one or more slaves at a time.

SADDR_1 – Slave 1 Address

7	6	5	4	3	2	1	0
SADDR_1[7:0]							
R/W							

Address: BBH Reset value: 0000 0000b

Bit	Name	Description
7:0	SADDR_1[7:0]	**Slave 1 address** This byte specifies the microcontroller’s own slave address for UART1 multi-processor communication.

SADEN_1 – Slave 1 Address Mask

7	6	5	4	3	2	1	0
SADEN_1[7:0]							
R/W							

Address: BAH Reset value: 0000 0000b

Bit	Name	Description
7:0	SADEN_1[7:0]	**Slave 1 address mask** This byte is a mask byte of UART1 that contains “don’t-care” bits (defined by zeros) to form the device’s “Given” address. The don’t-care bits provide the flexibility to address one or more slaves at a time.

The following examples will help to show the versatility of this scheme.

Example 1, slave 0:

```
SADDR = 11000000b
SADEN = 11111101b
Given = 110000X0b
```

Example 2, slave 1:

```
SADDR = 11000000b
SADEN = 11111110b
Given = 1100000Xb
```

In the above example, SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires 0 in bit 0 and it ignores bit 1. Slave 1 requires 0 in bit 1 and bit 0 is ignored. A unique

address for Slave 0 would be 1100 0010 since slave 1 requires 0 in bit 1. A unique address for slave 1 would be 11000001b since 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address, which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 11000000b as their "Broadcast" address.

In a more complex system, the following could be used to select slaves 1 and 2 while excluding slave 0:

Example 1, slave 0:

```
SADDR = 11000000b
SADEN = 11111001b
Given = 11000XX0b
```

Example 2, slave 1:

```
SADDR = 11100000b
SADEN = 11111010b
Given = 11100X0Xb
```

Example 3, slave 2:

```
SADDR = 11000000b
SADEN = 11111100b
Given = 110000XXb
```

In the above example, the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 11100110b. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 11100101b. Slave 2 requires that bit 2 = 0 and its unique address is 11100011b. To select Slaves 0 and 1 and exclude Slave 2 use address 11100100b, since it is necessary to make bit 2 = 1 to exclude slave 2.

The "Broadcast" address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as "don't-cares", e.g.:

```
SADDR     = 01010110b
SADEN     = 11111100b
Broadcast = 1111111Xb
```

The use of don't-care bits provides flexibility in defining the Broadcast address, however in most applications, interpreting the "don't-cares" as all ones; the broadcast address will be FFH.

On reset, SADDR and SADEN are initialized to 00H. This produces a "Given" address of all "don't care" as well as a "Broadcast" address of all XXXXXXXXb (all "don't care" bits). This ensures that the serial port will reply to any address, and so that it is backwards compatible with the standard 80C51 microcontrollers that do not support automatic address recognition.

15. INTER-INTEGRATED CIRCUIT (I²C)

The Inter-Integrated Circuit (I²C) bus serves as a serial interface between the microcontrollers and the I²C devices such as EEPROM, LCD module, temperature sensor, and so on. The I²C bus used two wires design (a serial data line SDA and a serial clock line SCL) to transfer information between devices.

The I²C bus uses bi-directional data transfer between masters and slaves. There is no central master and the multi-master system is allowed by arbitration between simultaneously transmitting masters. The serial clock synchronization allows devices with different bit rates to communicate via one serial bus. The I²C bus supports four transfer modes including master transmitter, master receiver, slave receiver, and slave transmitter. The I²C interface only supports 7-bit addressing mode. A special mode General Call is also available. The I²C can meet both standard (up to 100kbps) and fast (up to 400k bps) speeds.

15.1 Functional Description

For a bi-directional transfer operation, the SDA and SCL pins should be open-drain pads. These implements a wired-AND function, which is essential to the operation of the interface. A low level on an I²C bus line is generated when one or more I²C devices output a logic 0. A high level is generated when all I²C devices output logic 1, allowing the pull-up resistors to pull the line high. In N76E616, user should set output latches of P2.3 and P2.4. as logic 1 before enabling the I²C function by setting I2CEN (I2CON.6).



Figure 15.1. I²C Bus Interconnection

The I²C is considered free when both lines are high. Meanwhile, any device, which can operate as a master can occupy the bus and generate one transfer after generating a START condition. The bus now is considered busy before the transfer ends by sending a STOP condition. The master generates all of the serial clock pulses and the START and STOP condition. However if there is no START condition on the bus, all devices serve as not addressed slave. The hardware looks for its own slave address or a General Call address. (The General Call address detection may be enabled or disabled by GC (I2ADDR.0).) If the matched address is received, an interrupt is requested.

Every transaction on the I²C bus is 9 bits long, consisting of 8 data bits (MSB first) and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition) is unrestricted but each byte has to be followed by an acknowledge bit. The master device generates 8 clock pulse to send the 8-bit data. After the 8th falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the 9th clock pulse. After 9th clock pulse, the data receiving device can hold SCL line stretched low if next receiving is not prepared ready. It forces the next byte transaction suspended. The data transaction continues when the receiver releases the SCL line.



Figure 15.2. I²C Bus Protocol

15.1.1 START and STOP Condition

The protocol of the I²C bus defines two states to begin and end a transfer, START (S) and STOP (P) conditions. A START condition is defined as a high-to-low transition on the SDA line while SCL line is high. The STOP condition is defined as a low-to-high transition on the SDA line while SCL line is high. The master always generates a START or a STOP condition and I²C bus is considered busy after a START condition and free after a STOP condition. After issuing the STOP condition successful, the original master device will release the control authority and turn back as a not addressed slave. Consequently, the original addressed slave will become a not addressed slave. The I²C bus is free and listens to next START condition of next transfer.

A data transfer is always terminated by a STOP condition generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START (Sr) condition and address the pervious or another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.



Figure 15.3. START, Repeated START, and STOP Conditions

15.1.2 7-Bit Address with Data Format

Following the START condition is generated, one byte of special data should be transmitted by the master. It includes a 7-bit long slave address (SLA) following by an 8th bit, which is a data direction bit (R/W), to address the target slave device and determine the direction of data flow. If R/W bit is 0, it indicates that the master will write information to a selected slave. Also, if R/W bit is 1, it indicates that the master will read information from the addressed slave. An address packet consisting of a slave address and a read (R) or a write (W) bit is called SLA+R or SLA+W, respectively. A transmission basically consists of a START condition, a SLA+W/R, one or more data packets and a STOP condition. After the specified slave is addressed by SLA+W/R, the second and following 8-bit data bytes issue by the master or the slave devices according to the R/W bit configuration.

There is an exception called “General Call” address, which can address all devices by giving the first byte of data all 0. A General Call is used when a master wishes to transmit the same message to several slaves in the system. When this address is used, other devices may respond with an acknowledge or ignore it according to individual software configuration. If a device response the General Call, it operates as like in the slave-receiver mode. Note that the address 0x00 is reserved for General Call and cannot be used as a slave address, therefore, in theory, a 7-bit addressing I^2C bus accepts 127 devices with their slave addresses 1 to 127.



Figure 15.4. Data Format of One I^2C Transfer

During the data transaction period, the data on the SDA line should be stable during the high period of the clock, and the data line can only change when SCL is low.

15.1.3 Acknowledge

The 9th SCL pulse for any transferred byte is dedicated as an Acknowledge (ACK). It allows receiving devices (which can be the master or slave) to respond back to the transmitter (which also can be the master or slave) by pulling the SDA line low. The master generates the acknowledge-related clock pulse. The transmitter should release control of SDA line during the acknowledge clock pulse. The ACK is an active-low signal, pulling the SDA line low during the clock pulse high duty, indicates to the transmitter that the device has received the transmitted data. Commonly, a receiver, which has been addressed is requested to generate an ACK after each byte has been received. When a slave receiver does not acknowledge (NACK) the slave

address, the slave should leave the SDA line high so that the mater can generate a STOP or a repeated START condition.

If a slave-receiver does acknowledge the slave address, it switches itself to not addressed slave mode and cannot receive any more data bytes. This slave leaves the SDA line high. The master should generate a STOP or a repeated START condition.

If a master-receiver is involved in a transfer, because the master controls the number of bytes in the transfer, it should signal the end of data to the slave-transmitter by not generating an acknowledge on the last byte. The slave-transmitter then switches to not addressed mode and releases the SDA line to allow the master to generate a STOP or a repeated START condition.



Figure 15.5. Acknowledge Bit

15.1.4 Arbitration

A master may start a transfer only if the bus is free. It is possible for two or more masters to generate a START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) switches off its data output stage because the level on the bus does not match its own level. The arbitration lost master switches to the not addressed slave immediately to detect its own slave address in the same serial transfer whether it is being addressed by the winning master. It also releases SDA line to high level for not affecting the data transfer continued by the winning master. However, the arbitration lost master continues generating clock pulses on SCL line until the end of the byte in which it loses the arbitration.

All masters continuously monitoring the SDA line after outputting data carry out arbitration. If the value read from the SDA line does not match the value that the master has to output, it has lost the arbitration. Note that a master can only lose arbitration when it outputs a high SDA value while another master outputs a low value. Arbitration will continue until only one master remains, and this may take many bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits or acknowledge bit.



Figure 15.6. Arbitration Procedure of Two Masters

Since control of the I²C bus is decided solely on the address or master code and data sent by competing masters, there is no central master, nor any order of priority on the bus.

Slaves are not involved in the arbitration procedure.

15.2 Control Registers of I²C

There are five control registers to interface the I²C bus, including I2CON, I2STAT, I2DAT, I2ADDR, and I2CLK. These registers provide protocol control, status, data transmitting and receiving functions, and clock rate configuration. The following registers relate to I²C function.

I2CON – I²C Control (Bit-addressable)

7	6	5	4	3	2	1	0
-	I2CEN	STA	STO	SI	AA	-	-
-	R/W	R/W	R/W	R/W	R/W	-	-

Address: C0H Reset value: 0000 0000b

Bit	Name	Description
7	-	**Reserved**
6	I2CEN	**I²C bus enable** 0 = I²C bus Disabled. 1 = I²C bus Enabled. Before enabling the I²C, P2.3 and P0.6 port latches should be set to logic 1.

Bit	Name	Description
5	STA	**START flag** When STA is set, the I²C generates a START condition if the bus is free. If the bus is busy, the I²C waits for a STOP condition and generates a START condition following. If STA is set while the I²C is already in the master mode and one or more bytes have been transmitted or received, the I²C generates a repeated START condition. Note that STA can be set anytime even in a slave mode, but STA is not hardware automatically cleared after START or repeated START condition has been detected. User should take care of it by clearing STA manually.
4	STO	**STOP flag** When STO is set if the I²C is in the master mode, a STOP condition is transmitted to the bus. STO is automatically cleared by hardware once the STOP condition has been detected on the bus. The STO flag setting is also used to recover the I²C device from the bus error state (I2STAT as 00H). In this case, no STOP condition is transmitted to the I²C bus. If the STA and STO bits are both set and the device is original in the master mode, the I²C bus will generate a STOP condition and immediately follow a START condition. If the device is in slave mode, STA and STO simultaneous setting should be avoid from issuing illegal I²C frames.
3	SI	**I²C interrupt flag** SI flag is set by hardware when one of 26 possible I²C statuses (besides F8H status) is entered. After SI is set, the software should read I2STAT register to determine which step has been passed and take actions for next step. SI is cleared by software. Before the SI is cleared, the low period of SCL line is stretched. The transaction is suspended. It is useful for the slave device to deal with previous data bytes until ready for receiving the next byte. The serial transaction is suspended until SI is cleared by software. After SI is cleared, I²C bus will continue to generate START or repeated START condition, STOP condition, 8-bit data, or so on depending on the software configuration of controlling byte or bits. Therefore, user should take care of it by preparing suitable setting of registers before SI is software cleared.
2	AA	**Acknowledge assert flag** If the AA flag is set, an ACK (low level on SDA) will be returned during the acknowledge clock pulse of the SCL line while the I²C device is a receiver or an own-address-matching slave. If the AA flag is cleared, a NACK (high level on SDA) will be returned during the acknowledge clock pulse of the SCL line while the I²C device is a receiver or an own-address-matching slave. A device with its own AA flag cleared will ignore its own salve address and the General Call. Consequently, SI will note be asserted and no interrupt is requested. Note that if an addressed slave does not return an ACK under slave receiver mode or not receive an ACK under slave transmitter mode, the slave device will become a not addressed slave. It cannot receive any data until its AA flag is set and a master addresses it again. There is a special case of I2STAT value C8H occurs under slave transmitter mode. Before the slave device transmits the last data byte to the master, AA flag can be cleared as 0. Then after the last data byte transmitted, the slave device will actively switch to not addressed slave mode of disconnecting with the master. The further reading by the master will be all FFH.
1:0	-	**Reserved**

I2STAT – I²C Status

7	6	5	4	3	2	1	0
I2STAT[7:3]					0	0	0
R					R	R	R

Address: BDH Reset value: 1111 1000b

Bit	Name	Description
7:3	I2STAT[7:3]	**I²C status code** The MSB five bits of I2STAT contains the status code. There are 27 possible status codes. When I2STAT is F8H, no relevant state information is available and SI flag keeps 0. All other 26 status codes correspond to the I²C states. When each of these statuses is entered, SI will be set as logic 1 and an interrupt is requested.
2:0	0	**Reserved** The least significant three bits of I2STAT are always read as 0.

I2DAT – I²C Data

7	6	5	4	3	2	1	0
I2DAT[7:0]							
R/W							

Address: BCH Reset value: 0000 0000b

Bit	Name	Description
7:0	I2DAT[7:0]	**I²C data** I2DAT contains a byte of the I²C data to be transmitted or a byte, which has just received. Data in I2DAT remains as long as SI is logic 1. The result of reading or writing I2DAT during I²C transceiving progress is unpredicted. While data in I2DAT is shifted out, data on the bus is simultaneously being shifted in to update I2DAT. I2DAT always shows the last byte that presented on the I²C bus. Thus, the event of lost arbitration, the original value of I2DAT changes after the transaction.

I2ADDR – I²C Own Slave Address

7	6	5	4	3	2	1	0
I2ADDR[7:1]							GC
R/W							R/W

Address: C1H Reset value: 0000 0000b

Bit	Name	Description
7:1	I2ADDR[7:1]	**I²C device's own slave address** In master mode: These bits have no effect. In slave mode: These 7 bits define the slave address of this I²C device by user. The master should address I²C device by sending the same address in the first byte data after a START or a repeated START condition. If the AA flag is set, this I²C device will acknowledge the master after receiving its own address and become an addressed slave. Otherwise, the addressing from the master will be ignored. Note that I2ADDR[7:1] should not remain its default value of all 0, because address 0x00 is reserved for General Call.
6	GC	**General Call bit** In master mode: This bit has no effect. In slave mode: 0 = The General Call is always ignored. 1 = The General Call is recognized if AA flag is 1; otherwise, it is ignored if AA is 0.

I2CLK – I²C Clock

7	6	5	4	3	2	1	0
I2CLK[7:0]							
R/W							

Address: BEH Reset value: 0000 1110b

Bit	Name	Description
7:0	I2CLK[7:0]	**I²C clock setting** In master mode: This register determines the clock rate of I²C bus when the device is in a master mode. The clock rate follows the equation, $\frac{F_{SYS}}{4 \times (I2CLK + 1)}$. The default value will make the clock rate of I²C bus 266k bps if the peripheral clock is 16 MHz. Note that the I2CLK value of 00H and 01H are not valid. This is an implement limitation. In slave mode: This byte has no effect. In slave mode, the I²C device will automatically synchronize with any given clock rate up to 400k bps.

15.3 Operating Modes

In I^2C protocol definition, there are four operating modes including master transmitter, master receiver, slave receiver, and slave transmitter. There is also a special mode called General Call. Its operating is similar to master transmitter mode.

15.3.1 Master Transmitter Mode

In the master transmitter mode, several bytes of data are transmitted to a slave receiver. The master should prepare by setting desired clock rate in I2CLK. The master transmitter mode may now be entered by setting STA (I2CON.5) bit as 1. The hardware will test the bus and generate a START condition as soon as the bus becomes free. After a START condition is successfully produced, the SI flag (I2CON.3) will be set and the status code in I2STAT show 08H. The progress is continued by loading I2DAT with the target slave address and the data direction bit “write” (SLA+W). The SI bit should then be cleared to commence SLA+W transaction.

After the SLA+W byte has been transmitted and an acknowledge (ACK) has been returned by the addressed slave device, the SI flag is set again and I2STAT is read as 18H. The appropriate action to be taken follows user defined communication protocol by sending data continuously. After all data is transmitted, the master can send a STOP condition by setting STO (I2CON.4) and then clearing SI to terminate the transmission. A repeated START condition can also be generated without sending STOP condition to immediately initial another transmission.



Figure 15.7. Flow and Status of Master Transmitter Mode

15.3.2 Master Receiver Mode

In the master receiver mode, several bytes of data are received from a slave transmitter. The transaction is initialized just as the master transmitter mode. Following the START condition, I2DAT should be loaded with the target slave address and the data direction bit “read” (SLA+R). After the SLA+R byte is transmitted and an acknowledge bit has been returned, the SI flag is set again and I2STAT is read as 40H. SI flag then should be cleared to receive data from the slave transmitter. If AA flag (I2CON.2) is set, the master receiver will acknowledge the slave transmitter. If AA is cleared, the master receiver will not acknowledge the slave and release the slave transmitter as a not addressed slave. After that, the master can generate a STOP condition or a repeated START condition to terminate the transmission or initial another one.



Figure 15.8. Flow and Status of Master Receiver Mode

15.3.3 Slave Receiver Mode

In the slave receiver mode, several bytes of data are received form a master transmitter. Before a transmission is commenced, I2ADDR should be loaded with the address to which the device will respond when addressed by a master. I2CLK does not affect in slave mode. The AA bit should be set to enable acknowledging its own slave address. After the initialization above, the I^2C idles until it is addressed by its own address with the data direction bit “write” (SLA+W). The slave receiver mode may also be entered if arbitration is lost.

After the slave is addressed by SLA+W, it should clear its SI flag to receive the data from the master transmitter. If the AA bit is 0 during a transaction, the slave will return a non-acknowledge after the next

received data byte. The slave will also become not addressed and isolate with the master. It cannot receive any byte of data with I2DAT remaining the previous byte of data, which is just received.



Figure 15.9. Flow and Status of Slave Receiver Mode

15.3.4 Slave Transmitter Mode

In the slave transmitter mode, several bytes of data are transmitted to a master receiver. After I2ADDR and I2CON values are given, the I^2C wait until it is addressed by its own address with the data direction bit “read” (SLA+R). The slave transmitter mode may also be entered if arbitration is lost.

After the slave is addressed by SLA+R, it should clear its SI flag to transmit the data to the master receiver. Normally the master receiver will return an acknowledge after every byte of data is transmitted by the slave. If the acknowledge is not received, it will transmit all logic 1 data if it continues the transaction. It becomes a not addressed slave. If the AA flag is cleared during a transaction, the slave transmits the last byte of data. The next transmitting data will be all logic 1 and the slave becomes not addressed.



Figure 15.10. Flow and Status of Slave Transmitter Mode

15.3.5 General Call

The General Call is a special condition of slave receiver mode by been addressed with all logic 0 data in slave address with data direction bit. Both GC (I2ADDR.0) bit and AA bit should be set as 1 to enable acknowledging General Calls. The slave addressed by a General Call has different status code in I2STAT with normal slave receiver mode. The General Call may also be produced if arbitration is lost.



Figure 15.11. Flow and Status of General Call Mode

15.3.6 Miscellaneous States

There are two I2STAT status codes that do not correspond to the 25 defined states, which are mentioned in previous sections. These are F8H and 00H states.

The first status code F8H indicates that no relevant information is available during each transaction. Meanwhile, the SI flag is 0 and no I^2C interrupt is required.

The other status code 00H means a bus error has occurred during a transaction. A bus error is caused by a START or STOP condition appearing temporally at an illegal position such as the second through eighth bits of an address or a data byte, and the acknowledge bit. When a bus error occurs, the SI flag is set immediately. When a bus error is detected on the I^2C bus, the operating device immediately switches to the not addressed salve mode, releases SDA and SCL lines, sets the SI flag, and loads I2STAT as 00H. To recover from a bus error, the STO bit should be set and then SI should be cleared. After that, STO is cleared by hardware and release the I^2C bus without issuing a real STOP condition waveform on I^2C bus.

There is a special case if a START or a repeated START condition is not successfully generated for I^2C bus is obstructed by a low level on SDA line e.g. a slave device out of bit synchronization, the problem can be solved

by transmitting additional clock pulses on the SCL line. The I²C hardware transmits additional clock pulses when the STA bit is set, but no START condition can be generated because the SDA line is pulled low. When the SDA line is eventually released, a normal START condition is transmitted, state 08H is entered, and the serial transaction continues. If a repeated START condition is transmitted while SDA is obstructed low, the I²C hardware also performs the same action as above. In this case, state 08H is entered instead of 10H after a successful START condition is transmitted. Note that the software is not involved in solving these bus problems.

15.4 Typical Structure of I²C Interrupt Service Routine

The following software example in C language for KEIL™ C51 compiler shows the typical structure of the I²C interrupt service routine including the 26 state service routines and may be used as a base for user applications. User can follow or modify it for their own application. If one or more of the five modes are not used, the associated state service routines may be removed, but care should be taken that a deleted routine can never be invoked.

```
void I2C_ISR (void) interrupt 6
{
       switch (I2STAT)
       {
              //============================================
              //Bus Error, always put in ISR for noise handling
              //============================================
              case 0x00:                          /*00H, bus error occurs*/
                     STO = 1;                     //recover from bus error
                     break;
              //===========
              //Master Mode
              //===========
              case 0x08:                          /*08H, a START transmitted*/
                     STA = 0;                     //STA bit should be cleared by software
                     I2DAT = SLA_ADDR1;           //load SLA+W/R
                     break;
              case 0x10:                          /*10H, a repeated START transmitted*/
                     STA = 0;
                     I2DAT = SLA_ADDR2;
                     break;
              //======================
              //Master Transmitter Mode
              //======================
              case 0x18:                          /*18H, SLA+W transmitted, ACK received*/
                     I2DAT = NEXT_SEND_DATA1;     //load DATA
                     break;
              case 0x20:                          /*20H, SLA+W transmitted, NACK received*/
                     STO = 1;                     //transmit STOP
                     AA = 1;                      //ready for ACK own SLA+W/R or General Call
                     break;
```

```
case 0x28:                          /*28H, DATA transmitted, ACK received*/
       if (Conti_TX_Data)           //if continuing to send DATA
              I2DAT = NEXT_SEND_DATA2;
       else                         //if no DATA to be sent
       {
              STO = 1;
              AA = 1;
       }
       break;
case 0x30:                          /*30H, DATA transmitted, NACK received*/
       STO = 1;
       AA = 1;
       break;
//===========
//Master Mode
//===========
case 0x38:                          /*38H, arbitration lost*/
       STA = 1;                     //retry to transmit START if bus free
       break;
//====================
//Master Receiver Mode
//====================
case 0x40:                          /*40H, SLA+R transmitted, ACK received*/
       AA = 1;                      //ACK next received DATA
       break;
case 0x48:                          /*48H, SLA+R transmitted, NACK received*/
       STO = 1;
       AA = 1;
       break;
case 0x50:                          /*50H, DATA received, ACK transmitted*/
       DATA_RECEIVED1 = I2DAT;      //store received DATA
       if (To_RX_Last_Data1)        //if last DATA will be received
              AA = 0;               //not ACK next received DATA
       else                         //if continuing receiving DATA
              AA = 1;
       break;
case 0x58:                          /*58H, DATA received, NACK transmitted*/
       DATA_RECEIVED_LAST1 = I2DAT;
       STO = 1;
       AA = 1;
       break;
//===================================
//Slave Receiver and General Call Mode
//===================================
case 0x60:                          /*60H, own SLA+W received, ACK returned*/
       AA = 1;
       break;
case 0x68:                          /*68H, arbitration lost in SLA+W/R
                                      own SLA+W received, ACK returned */
       AA = 0;                      //not ACK next received DATA after
                                    //arbitration lost
       STA = 1;                     //retry to transmit START if bus free
       break;
case 0x70:                          /*70H, General Call received, ACK returned */
       AA = 1;
       break;
case 0x78:                          /*78H, arbitration lost in SLA+W/R
                                      General Call received, ACK returned*/
       AA = 0;
       STA = 1;
       break;
```

```
case 0x80:                          /*80H, previous own SLA+W, DATA received,
                                      ACK returned*/
       DATA_RECEIVED2 = I2DAT;
       if (To_RX_Last_Data2)
              AA = 0;
       else
              AA = 1;
       break;
case 0x88:                          /*88H, previous own SLA+W, DATA received,
                                      NACK returned, not addressed SLAVE mode
                                      entered*/
       DATA_RECEIVED_LAST2 = I2DAT;
       AA = 1;                      //wait for ACK next Master addressing
       break;
case 0x90:                          /*90H, previous General Call, DATA received,
                                      ACK returned*/
       DATA_RECEIVED3 = I2DAT;
       if (To_RX_Last_Data3)
              AA = 0;
       else
              AA = 1;
       break;
case 0x98:                          /*98H, previous General Call, DATA received,
                                      NACK returned, not addressed SLAVE mode
                                      entered*/
       DATA_RECEIVED_LAST3 = I2DAT;
       AA = 1;
       break;
//==========
//Slave Mode
//==========
case 0xA0:                          /*A0H, STOP or repeated START received while
                                      still addressed SLAVE mode*/
       AA = 1;
       break;
//======================
//Slave Transmitter Mode
//======================
case 0xA8:                          /*A8H, own SLA+R received, ACK returned*/
       I2DAT = NEXT_SEND_DATA3;
       AA = 1;                      //when AA is '1', not last data to be
                                    //transmitted
       break;
case 0xB0:                          /*B0H, arbitration lost in SLA+W/R
                                      own SLA+R received, ACK returned */
       I2DAT = DUMMY_DATA;
       AA = 0;                      //when AA is '0', last data to be
                                    //transmitted
       STA = 1;                     //retry to transmit START if bus free
       break;
case 0xB8:                          /*B8H, previous own SLA+R, DATA transmitted,
                                      ACK received*/
       I2DAT = NEXT_SEND_DATA4;
       if (To_TX_Last_Data)         //if last DATA will be transmitted
              AA = 0;
       else
              AA = 1;
       break;
case 0xC0:                          /*C0H, previous own SLA+R, DATA transmitted,
                                      NACK received, not addressed SLAVE mode
                                      entered*/
       AA = 1;
       break;
```

```
            case 0xC8:                          /*C8H, previous own SLA+R, last DATA trans-
                                                  mitted, ACK received, not addressed SLAVE
                    AA = 1;                       mode entered*/
                    break;
        }//end of switch (I2STAT)

        SI = 0;                                 //SI should be the last command of I2C ISR
        while(STO);                             //wait for STOP transmitted or bus error
                                                //free, STO is cleared by hardware
}//end of I2C_ISR
```

15.5 I²C Time-Out

There is a 14-bit time-out counter, which can be used to deal with the I²C bus hang-up. If the time-out counter is enabled, the counter starts up counting until it overflows. Meanwhile I2TOF will be set by hardware and requests I²C interrupt. When time-out counter is enabled, setting flag SI to high will reset counter and restart counting up after SI is cleared. If the I²C bus hangs up, it causes the SI flag not set for a period. The 14-bit time-out counter will overflow and require the interrupt service.



Figure 15.12. I²C Time-Out Counter

I2TOC – I²C Time-out Counter

7	6	5	4	3	2	1	0
-	-	-	-	-	I2TOCEN	DIV	I2TOF
-	-	-	-	-	R/W	R/W	R/W

Address: BFH Reset value: 0000 0000b

Bit	Name	Description
2	I2TOCEN	**I²C time-out counter enable** 0 = I²C time-out counter Disabled. 1 = I²C time-out counter Enabled.
1	DIV	**I²C time-out counter clock divider** 0 = The clock of I²C time-out counter is F_{SYS}/1. 1 = The clock of I²C time-out counter is F_{SYS}/4.
0	I2TOF	**I²C time-out flag** This flag is set by hardware if 14-bit I²C time-out counter overflows. It is cleared by software.

15.6 I²C Interrupt

There are two I²C flags, SI and I2TOF. Both of them can generate an I²C event interrupt requests. If I²C interrupt mask is enabled via setting EI2C (EIE.0) and EA as 1, CPU will execute the I²C interrupt service routine once any of these two flags is set. User needs to check flags to determine what event caused the interrupt. Both of I²C flags are cleared by software.

16. PIN INTERRUPT

The N76E616 provides pin interrupt input for each I/O pin to detect pin state if button or keypad set is used. A maximum 8-channel pin interrupt detection can be assigned by I/O port sharing. The pin interrupt is generated when any key is pressed on a keyboard or keypad, which produces an edge or level triggering event. Pin interrupt may be used to wake the CPU up from Idle or Power-down mode.

Each channel of pin interrupt can be enabled and polarity controlled independently by PIPEN and PINEN register. PICON selects which port that the pin interrupt is active. PITYP defines which type of pin interrupt is used, level detect or edge detect. Each channel also has its own interrupt flag. There are total eight pin interrupt flags located in PIF register. The respective flags for each pin interrupt channel allow the interrupt service routine to poll on which channel on which the interrupt event occurs. All flags in PIF register are set by hardware and should be cleared by software.



Figure 16.1. Pin Interface Block Diagram

Pin interrupt is generally used to detect an edge transient from peripheral devices like keyboard or keypad. During idle state, the system prefers to enter Power-down mode to minimize power consumption and waits for event trigger. Pin interrupt can wake up the device from Power-down mode.

PICON – Pin Interrupt Control

7	6	5	4	3	2	1	0
-	-	-	-	-	PIPS[2:0]		
-	-	-	-	-	R/W		

Address: E9H Reset value: 0000 0000b

Bit	Name	Description
7:3	-	**Reserved**
2:0	PIPS[2:0]	**Pin interrupt port select** This field selects which port is active as the 8-channel of pin interrupt. 000 = Port 0. 001 = Port 1. 010 = Port 2. 011 = Port 3. 100 = Port 4. 101 = Port 5. Others = Reserved.

PITYP – Pin Interrupt Type

7	6	5	4	3	2	1	0
PIT7	PIT6	PIT5	PIT4	PIT3	PIT2	PIT1	PIT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: EDH Reset value: 0000 0000b

Bit	Name	Description
n	PITn	**Pin interrupt channel n type select** This bit selects which type that pin interrupt channel n is triggered. 0 = Level triggered. 1 = Edge triggered.

PINEN – Pin Interrupt Negative Polarity Enable.

7	6	5	4	3	2	1	0
PINEN7	PINEN6	PINEN5	PINEN4	PINEN3	PINEN2	PINEN1	PINEN0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: EAH Reset value: 0000 0000b

Bit	Name	Description
n	PINENn	**Pin interrupt channel n negative polarity enable** This bit enables low-level/falling edge triggering pin interrupt channel n. The level or edge triggered selection depends on each control bit PITn in PICON. 0 = Low-level/falling edge detect Disabled. 1 = Low-level/falling edge detect Enabled.

PIPEN – Pin Interrupt Positive Polarity Enable.

7	6	5	4	3	2	1	0
PIPEN7	PIPEN6	PIPEN5	PIPEN4	PIPEN3	PIPEN2	PIPEN1	PIPEN0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: EBH Reset value: 0000 0000b

Bit	Name	Description
n	PIPENn	**Pin interrupt channel n positive polarity enable** This bit enables high-level/rising edge triggering pin interrupt channel n. The level or edge triggered selection depends on each control bit PITn in PICON. 0 = High-level/rising edge detect Disabled. 1 = High-level/rising edge detect Enabled.

PIF – Pin Interrupt Flags

7	6	5	4	3	2	1	0
PIF7	PIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0
R (level) R/W (edge)	R (level) R/W (edge)	R (level) R/W (edge)	R (level) R/W (edge)	R (level) R/W (edge)	R (level) R/W (edge)	R (level) R/W (edge)	R (level) R/W (edge)

Address: ECH Reset value: 0000 0000b

Bit	Name	Description
n	PIFn	**Pin interrupt channel n flag** If the edge trigger is selected, this flag will be set by hardware if the channel n of pin interrupt detects an enabled edge trigger. This flag should be cleared by software. If the level trigger is selected, this flag follows the inverse of the input signal's logic level on the channel n of pin interrupt. Software cannot control it.

17. 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

The N76E616 is embedded with a 10-bit SAR ADC. The ADC (analog-to-digital converter) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The N76E616 is selected as 9-channel inputs in single end mode. The internal band-gap voltage also can be the internal ADC input. The analog input, multiplexed into one sample and hold circuit, charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation and stores the result in the result registers.

17.1 Functional Description

17.1.1 ADC Operation



Figure 17.1. 10-bit ADC Block Diagram

Before ADC operation, the ADC circuit should be enabled by setting ADCEN (ADCCON1.0). This makes ADC circuit active. It consumes extra power. Once ADC is not used, clearing ADCEN to turn off ADC circuit saves power.

The ADC analog input pin should be specially considered. ADCHS[3:0] are channel selection bits that control which channel is connected to the sample and hold circuit. User needs to configure selected ADC input pins as input-only (high impedance) mode via respective bits in P0Mn registers. This configuration disconnects the digital output circuit of each selected ADC input pin. However, the digital input circuit still works. Digital input

may cause the input buffer to induce leakage current. To disable the digital input buffer, the respective bits in P0DIDS should be set. Configuration above makes selected ADC analog input pins pure analog inputs to allow external feeding of the analog voltage signals. Also, the ADC clock rate needs to be considered carefully. The ADC maximum clock frequency is listed in Table 31–9. Clock above the maximum clock frequency degrades ADC performance unpredictably.

An A/D conversion is initiated by setting the ADCS bit (ADCCON0.6). When the conversion is complete, the hardware will clear ADCS automatically, set ADCF (ADCCON0.7) and generate an interrupt if enabled. The new conversion result will also be stored in ADCRH (most significant 8 bits) and ADCRL (least significant 2 bits). The 10-bit ADC result value is $1023 \times \frac{V_{AIN}}{V_{DD}}$.

Besides setting ADCS via software, the N76E616 is enhanced by supporting hardware triggering method to start an A/D conversion. If ADCEX (ADCCON1.1) is set, the falling edges of STADC pin will automatically trigger an A/D conversion. (The hardware trigger also sets ADCS by hardware.) Note that during ADC is busy in converting (ADCS = 1), any conversion triggered by software or hardware will be ignored and there is no warning presented.

The ADC acquisition time is programmable, which provides a range of 1 (1 + 0) to 256 (1 + 255) ADC clock cycles, by configuring ADCAQT register. It is useful to preserve the accuracy of ADC result especially when the input impedance of the analog input source is not ideally low. The programmable acquisition time overcomes the high impedance of an analog input source.

By the way, digital circuitry inside and outside the device generates noise, which might affect the accuracy of ADC measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques:

1. Keep analog signal paths as short as possible. Make sure to run analog signals tracks well away from high-speed digital tracks.

2. Place the device in Idle mode during a conversion.

3. If any AIN pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress.

17.1.2 ADC Conversion Result Comparator

The N76E616 ADC has a digital comparator, which compares the A/D conversion result with a 10-bit constant value given in ACMPH and ACMPL registers. The ADC comparator is enabled by setting ADCMPEN (ADCCON2.5) and each compare will be done on every A/D conversion complete moment. ADCMPO (ADCCON2.4) shows the compare result according to its output polarity setting bit ADCMPOP (ADCCON2.6).



Figure 17.2. ADC Result Comparator

17.2 Control Registers of ADC

ADCCON0 – ADC Control 0 (Bit-addressable)

7	6	5	4	3	2	1	0
ADCF	ADCS	-	-	ADCHS3	ADCHS2	ADCHS1	ADCHS0
R/W	R/W	-	-	R/W	R/W	R/W	R/W

Address: E8H Reset value: 0000 0000b

Bit	Name	Description
7	ADCF	**ADC flag** This flag is set when an A/D conversion is completed. The ADC result can be read. While this flag is 1, ADC cannot start a new converting. This bit is cleared by software.
6	ADCS	**A/D converting software start trigger** Setting this bit 1 triggers an A/D conversion. This bit remains logic 1 during A/D converting time and is automatically cleared via hardware right after conversion complete. The meaning of writing and reading ADCS bit is different. <u>Writing:</u> 0 = No effect. 1 = Start an A/D converting. <u>Reading:</u> 0 = ADC is in idle state. 1 = ADC is busy in converting.
5:4	-	**Reserved**
3:0	ADCHS[3:0]	**A/D converting channel select** This filed selects the activating analog input source of ADC. If ADCEN is 0, all inputs are disconnected. 0000 = AIN0. 0001 = AIN1. 0010 = AIN2. 0011 = AIN3. 0100 = AIN4. 0101 = AIN5. 0110 = AIN6. 0111 = AIN7. 1111 = Internal band-gap voltage. Others = Reserved.

ADCCON1 – ADC Control 1

7	6	5	4	3	2	1	0
-	ADCDIV[2:0]			-	-	ADCEX	ADCEN
-	R/W			-	-	R/W	R/W

Address: E1H Reset value: 0010 0000b

Bit	Name	Description
7	-	**Reserved**
6:4	ADCDIV[2:0]	**ADC clock divider** 000 = F_{ADC} is F_{SYS}/1. 001 = F_{ADC} is F_{SYS}/2. 010 = F_{ADC} is F_{SYS}/4. (By default.) 011 = F_{ADC} is F_{SYS}/8. 100 = F_{ADC} is F_{SYS}/16. 101 = F_{ADC} is F_{SYS}/32. 110 = F_{ADC} is F_{SYS}/64. 111 = F_{ADC} is F_{SYS}/128.
3:2	-	**Reserved**
1	ADCEX	**ADC external conversion trigger select** This bit selects the methods of triggering an A/D conversion. 0 = A/D conversion is started only via setting ADCS bit. 1 = A/D conversion is started via setting ADCS bit or by the falling edge of STADC pin. Note that while ADCS is 1 (busy in converting), the ADC will ignore the following external trigger until ADCS is hardware cleared.
0	ADCEN	**ADC enable** 0 = ADC circuit OFF. 1 = ADC circuit ON.

ADCCON2 – ADC Control 2

7	6	5	4	3	2	1	0
-	ADCMPOP	ADCMPEN	ADCMPO	-	-	-	-
-	R/W	R/W	R	-	-	-	-

Address: E2H Reset value: 0000 0000b

Bit	Name	Description
7	-	**Reserved**
6	ADCMPOP	**ADC comparator output polarity** 0 = ADCMPO is 1 if ADCR[9:0] is greater than or equal to ADCMP[9:0]. 1 = ADCMPO is 1 if ADCR[9:0] is less than ADCMP[9:0].
5	ADCMPEN	**ADC result comparator enable** 0 = ADC result comparator Disabled. 1 = ADC result comparator Enabled.
4	ADCMPO	**ADC comparator output value** This bit is the output value of ADC result comparator based on the setting of ACMPOP. This bit updates after every A/D conversion complete.
3:0	-	**Reserved**

ADCAQT – ADC Acquisition Time

7	6	5	4	3	2	1	0
ADCAQT[7:0]							
R/W							

Address: F2H Reset value: 0000 0000b

Bit	Name	Description
7:0	ADCAQT[7:0]	**ADC acquisition time** This 8-bit field decides the acquisition time for ADC sampling, following by equation below: ADC acquisition time = $\frac{1+\text{ADCAQT}}{F_{ADC}}$. Note that this field should not be changed when ADC is in converting.

P0DIDS – P0 Digital Input Disconnect

7	6	5	4	3	2	1	0
P07DIDS	P06DIDS	P05DIDS	P04DIDS	P03DIDS	P02DIDS	P01DIDS	P00DIDS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: F6H Reset value: 0000 0000b

Bit	Name	Description
n	P0nDIDS	**P0.n digital input disable** 0 = P0.n digital input Enabled. 1 = P0.n digital input Disabled. P0.n is read always 0.

ADCRH – ADC Result High Byte

7	6	5	4	3	2	1	0
ADCR[9:2]							
R							

Address: C3H Reset value: 0000 0000b

Bit	Name	Description
7:0	ADCR[9:2]	**ADC result high byte** The most significant 8 bits of the ADC result stored in this register.

ADCRL – ADC Result Low Byte

7	6	5	4	3	2	1	0
-	-	-	-	-	-	ADCR[1:0]	
-	-	-	-	-	-	R	

Address: C2H Reset value: 0000 0000b

Bit	Name	Description
1:0	ADCR[1:0]	**ADC result low byte** The least significant 2 bits of the ADC result stored in this register.

ADCMPH – ADC Compare High Byte

7	6	5	4	3	2	1	0
ADCMP[9:2]							
W/R							

Address: E4H Reset value: 0000 0000b

Bit	Name	Description
7:0	ADCMP[9:2]	**ADC compare high byte** The most significant 8 bits of the ADC compare value stores in this register.

ADCMPL – ADC Compare Low Byte

7	6	5	4	3	2	1	0
-	-	-	-	-	-	ADCMP[1:0]	
-	-	-	-	-	-	W/R	

Address: E3H Reset value: 0000 0000b

Bit	Name	Description
1:0	ADCMP[1:0]	**ADC compare low byte** The least significant 2 bits of the ADC compare value stores in this register.

18. LCD DRIVER

The Liquid Crystal Displays (LCD) panel is commonly used in a variety of applications to meet display needs. The N76E616 is equipped with an LCD driver which can directly drive an LCD panel with 4 common pins (COM0 to COM3), 32 segment pins (SEG0 to SEG31) or 6 common pins (COM0 to COM5), 30 segment pins (SEG2 to SEG31). The LCD driver supports 1/4 duty, 1/3 duty, or 1/6 duty. The driving voltage supports 1/3 bias or 1/2 bias with waveform type A. When LXT or LIRC is selected as the LCD clock source, the LCD display keeps working even during Power-down mode.

18.1 Functional Description

Setting LCDEN (LCDCON.7) as 1 turns on the LCD circuit. If LCDEN is set, SEG pins and COM pins drive signals and display the LCD panel according to the internal display registers. The duty and bias can be set by DUTY[1:0] (LCDCON[3:2]) and BIAS (LCDCON.4) bits individually. V_{LCD} that drives LCD panel is also adjusted between V_{DD} and $0.9V_{DD}$ by the VLCDADJ (LCDCON.6) bit. This is especially suitable for the application of 5.0V system power with 4.5V LCD panel power. Note that user should not change DUTY and BIAS settings while the LCD driver is enabled; otherwise, the output waveform is unpredictable and may lead to a DC-component for one LCD frame.

The bias type of LCD driver is R type. Bias voltages are generated only from the internal resistor ladder. The total value of the resistor ladder is selectable among 600 kΩ, 300 kΩ, and 150 kΩ by RSEL[1:0] (LCDCON[1:0]). The 150kΩ resistor ladder provides the best display contract on the LCD panel, but it consumes large bias current. For a low power application, 300 kΩ or 600 kΩ is a suitable choice. This feature makes user flexible between satisfactory display quality and power consumption.

The LCD clock source is selected by LCDCKS[1:0] (LCDCLK[5:4]) and its frequency is configured by LCDDIV[2:0] (LCDCLK[2:0]). It is important to select the correct frame rate for the LCD display. Normally, the frame rate is recommended to be 30 Hz to 100 Hz. A too low frame rate may introduce flickering. When a frame rate is too high, it may lead to ghosting and unnecessary high power consumption. Giving a proper frame rate according to the LCD panel requirement achieves a good display quality. The LCD frequency follows equations below:

$$F_{LCD} = \frac{F_{SYS}}{2^{12} \times Divider}$$, when LCDCKS[1:0] = [0,0] (The LCD clock is from the system clock);

$$F_{LCD} = \frac{F_{LXT}}{2^{4} \times Divider}$$, when LCDCKS[1:0] = [0,1] (The LCD clock is from LXT);

$$F_{LCD} = \frac{F_{LIRC}}{2^{4} \times Divider}$$, when LCDCKS[1:0] = [1,0] (The LCD clock is from LIRC).

Each COM pin is selected sequentially according to the duty in a frame period. For 1/4 duty, COM0 to COM3 generate LCD driving signals. Whereas, for 1/3 duty, COM0 to COM2 generate signals. COM3 does not generate signals but functions as a general purpose I/O. When 1/6 duty is selected, SEG0 and SEG1 function as COM4 and COM5. The original SEG0 and SEG1 with their control bits are all unavailable.



Figure 18.1. COM Driving Signals (1/4 Duty and 1/3 Bias)



Figure 18.2. COM Driving Signals (1/3 Duty and 1/3 Bias)



Figure 18.3. COM Driving Signals (1/6 Duty and 1/3 Bias)



Figure 18.4. COM Driving Signals (1/4 Duty and 1/2 Bias)



Figure 18.5. COM Driving Signals (1/3 Duty and 1/2 Bias)



Figure 18.6. COM Driving Signals (1/6 Duty and 1/2 Bias)

Each SEG pin signal corresponds to its LCD display data register. LCD data stored in the display registers are transferred synchronously with the F_{LCD} and in turn automatically generate the necessary LCD driving signals to each SEG pin without program control. When the bit value of a display data register is 1, the corresponding LCD pixel is darkened; when the bit value is 0, the pixel is cleared.

There are 32 internal registers for the LCD display data storage. LCDPTR determines which register can be accessed by program. Each byte controls one SEG pin cross with different COM pins. To display an LCD panel, proper data needs to be written into the LCDDAT after LCDPTR is given. The accompanying LCD register map figures show how the internal LCD registers are mapped to the SEG pins and COM pins of the display for the devices. Note that the unused bits and registers not used can alternatively be allocated to general-purpose use.

Each SEG pin has its own enable bit SEGnEN located in LCDSEG0 to LCDSEG3 registers. These bits control the SEG output signals. Please note several special conditions of SEGnEN bits, as described below:

1. They are valid only when LCDEN (LCDCON.7) is 1. When LCDEN is 0, SEG pin functions as general purpose I/O and its multi-functions other than LCD.

2. When 1/6 duty is selected, SEG0EN and SEG1EN are invalid.

3. HXT/LXT and AIN7 pins are shared with SEG pins. If HXT/LXT or AIN7 needs to be used, user should clear their corresponding SEGnEN bits if LCD is enabled. Or SEG output signals makes HXT/LXT and AIN7 function works abnormally.



Figure 18.7. LCD Register Map

The nature of LCD requires that only AC voltages can be applied to their pixels as the application of DC component to LCD pixels may degrade and cause permanent damage. To avoid this, the applied waveforms are arranged such that the differential voltage seen by each segment has an average value of zero, and such that the actual RMS voltage applied to each pixel, which is equal to the RMS value of the voltage on the COM pin minus the voltage applied to the SEG pin. This differential RMS voltage must be greater than the LCD threshold voltage for the pixel to be darkened and less than the threshold voltage for the pixel to be cleared.

The accompanying timing diagrams depict the display driver signals generated by the microcontroller for various values of bias. Diagrams show the default 1/4 duty waveforms for illustration.



Figure 18.8. Example of COM and SEG Driving Signals (1/3 Bias)



Figure 18.9. Example of COM and SEG Driving Signals (1/2 Bias)

18.2 Control Registers of LCD

LCDCON – LCD Control

7	6	5	4	3	2	1	0
LCDEN	VLCDADJ	-	BIAS	DUTY[1:0]		RSEL[1:0]	
R/W	R/W	-	R/W	R/W		R/W	

Address: F9H Reset value: 0000 0000b

Bit	Name	Description
7	LCDEN	**LCD enable** 0 = LCD circuit OFF. Each COM and SEG pin functions as general purpose I/O and its multi-functions other than LCD. 1 = LCD circuit ON. COM and enabled SEG pins generate the LCD driving waveform.
6	VLCDADJ	**V_{LCD} adjust** 0 = V_{LCD} is V_{DD}. 1 = V_{LCD} is 0.9V_{DD}.
5	-	**Reserved**
4	BIAS	**LCD bias** 0 = 1/3 bias. 1 = 1/2 bias.
3:2	DUTY[1:0]	**LCD duty** 00 = 1/4 duty. 01 = 1/3 duty. 10 = 1/6 duty. 11 = Reserved. Note that when 1/3 duty is selected, only COM0 to COM2 are used for LCD driving. COM3 is not used and functions as a general purpose I/O. When 1/6 duty is selected, SEG0 and SEG1 are not available. These pins function as COM4 and COM5.
1:0	RSEL[1:0]	**LCD resister select** This field selects the total value of the bias resistor ladder. The smaller the resister value, the stronger the driving capability. 00 = 150 kΩ. 01 = 300 kΩ. 10 = 600 kΩ. 11 = Reserved.

LCDCLK – LCD Clock Control

7	6	5	4	3	2	1	0
-	-	LCDCKS[1:0]		-	LCDDIV[2:0]		
-	-	R/W		-	R/W		

Address: FAH Reset value: 0000 0000b

Bit	Name	Description
7:6	-	**Reserved**

Bit	Name	Description
5:4	LCDCKS[1:0]	**LCD clock source select** 00 = $F_{SYS}/2^{12}$. 01 = LXT/2^4. 10 = LIRC/2^4. 11 = Reserved. Note that when LXT or LIRC is selected as the LCD clock source, the LCD display keeps working even during Power-down mode. If LXT is used as the LCD clock source, user should turn on LXT first by software and segments reduce 2 channels.(SEG29 and SEG30 are shared with Xin and Xout pins of LXT)
3	-	**Reserved**
2:0	LCDDIV[1:0]	**LCD clock divider** 000 = 1/1. 001 = 1/2. 010 = 1/4. 011 = 1/8. 100 = 1/16. 101 = 1/32. Others = Reserved.

LCDPTR – LCD Data Pointer

7	6	5	4	3	2	1	0
-	-	-	LCDPTR[4:0]				
-	-	-	R/W				

Address: FBH Reset value: 0000 0000b

Bit	Name	Description
7:5	-	**Reserved**
4:0	LCDPTR[4:0]	**LCD data pointer** This field determines which LCD display data register is accessed by LCDDAT. User should fill the target pointer value in LCDPTR before accessing LCDDAT.

LCDDAT – LCD Data

7	6	5	4	3	2	1	0
-	-	LCDDAT[5:0]					
-	-	R/W					

Address: FCH Reset value: 0000 0000b

Bit	Name	Description
7:6	-	**Reserved**
5:0	LCDDAT[5:0]	**LCD data** The value written into this register will be displayed to the corresponding LCD SEG and COM pins pointed by LCDPTR. 0 = LCD pixel is cleared. 1 = LCD pixel is darkened.

LCDSEG0 – LCD Segment 0

7	6	5	4	3	2	1	0
SEG7EN	SEG6EN	SEG5EN	SEG4EN	SEG3EN	SEG2EN	SEG1EN	SEG0EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: E5H Reset value: 0000 0000b

LCDSEG1 – LCD Segment 1

7	6	5	4	3	2	1	0
SEG15EN	SEG14EN	SEG13EN	SEG12EN	SEG11EN	SEG10EN	SEG9EN	SEG8EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: E6H Reset value: 0000 0000b

LCDSEG2 – LCD Segment 2

7	6	5	4	3	2	1	0
SEG23EN	SEG22EN	SEG21EN	SEG20EN	SEG19EN	SEG18EN	SEG17EN	SEG16EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: E7H Reset value: 0000 0000b

LCDSEG3 – LCD Segment 3

7	6	5	4	3	2	1	0
SEG31EN	SEG30EN	SEG29EN	SEG28EN	SEG27EN	SEG26EN	SEG25EN	SEG24EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: EEH Reset value: 0000 0000b

Bit	Name	Description
7:0	SEGnEN	**LCD SEGn pin enable** 0 = SEGn pin Disabled. 1 = SEGn pin Enabled. Note that when this bit is 1 and LCDEN is 1, reading from the corresponding bit of I/O data register is always 0. Writing changes the I/O latch value.

18.3 LCD Program Flow

Before LCD driver is enabled, the I/O state shared with used COM and SEG pins should be carefully considered. All the used COM and SEG pins generate analog output waveforms. Therefore, all the corresponding I/O output mode should be set as input-only (high impedance) mode via respective bits in PxMn registers. This configuration disconnects the digital output circuit of each used COM and SEG pin so that I/O circuit will not interfere LCD output voltages and driving waveforms.

After configuration of I/O mode, user needs to determine the V_{LCD}, duty, and bias selections according to the target LCD panel. A suitable frame rate, normally 30 Hz to 100 Hz, is also important. User needs to carefully give the LCDCLK register a proper value. If LXT is used as the LCD clock source, user should turn on LXT first by software. Proper considerations above will achieve a good display quality.

After the steps above, user can enable all the used SEG pins by setting the corresponding SEGnEN bits in registers LCDSEG0 to LCDSEG3. The last step is to enable the LCD driver by setting LCDEN (LCDCON.7) bit

as 1. This step generates LCD driving waveforms via all the used CON and SEG pins. User can determine the LCDPTR and set LCDDAT to darken or clear each pixel on LCD panel afterward.

The complete LCD driver demo code is illustrated as follows:

```
;*******************************************************************************
;      This code illustrates how to enable LCD driver. A 3V, 1/4 duty, 1/3
;      bias with 4*COM and 16*SEG panel is used. The system VDD is 3.3V. LCD
;      uses LXT 32.768 kHz as its clock source. COM0~COM3 and SEG0~SEG15 are
;      used to drive the panel to shows "12345678" eight digits by the same
;      typology of Figure 18.8.
;*******************************************************************************
NUM_1  EQU    01100000b
NUM_2  EQU    00111110b
NUM_3  EQU    01111010b
NUM_4  EQU    01100011b
NUM_5  EQU    01011011b
NUM_6  EQU    01011111b
NUM_7  EQU    01110001b
NUM_8  EQU    01111111b

       ORG    0000h

;*******************************************************************************
;             Configure I/O output mode
;*******************************************************************************
       ORL    P1M1,#11111111b           ;Configure COM0~COM3, SEG0~SEG15 as
       ANL    P1M2,#00000000b           ;input only mode
       ORL    P2M1,#00011111b
       ANL    P2M2,#11100000b
       ORL    P4M1,#01111111b
       ANL    P4M2,#10000000b

;*******************************************************************************
;             LCD setting
;*******************************************************************************
       MOV    LCDCON,#01000000b         ;VLCD = 0.9VDD (VDD = 3.3V, VLCD =
                                        ;3.0V)
                                        ;1/4 duty, 1/3 bias, 150kΩ resistor
                                        ;ladder

;*******************************************************************************
;             LCD clock setting
;*******************************************************************************
       MOV    TA,#0AAh                  ;TA protection
       MOV    TA,#55h                   ;
       ORL    CKEN,#01000000b           ;Enable the LXT

Polling_LXT_stable:                     ;Waiting for the LXT stable
       MOV    A,CKSWT
       JNB    ACC.6, Polling_LXT_stable

       MOV    LCDCLK,#00010011b         ;Select LXT as LCD clock source
                                        ;Frame rate = (32768/16)/8/4 = 64

;*******************************************************************************
;             Enable SEG pins and enable LCD
;*******************************************************************************
       MOV    LCDSEG0,#0FFh             ;Enable SEG0~SEG15
       MOV    LCDSEG1,#0FFh

       ORL    LCDCON,#80h
```

```
;*******************************************************************************
;             Write LCD data to display "12345678"
;*******************************************************************************
       MOV    LCDPTR,#0
       MOV    LCDDAT,#(NUM_8 & 0x0F)
       MOV    LCDPTR,#1
       MOV    LCDDAT,#(NUM_8 >> 4)

       MOV    LCDPTR,#2
       MOV    LCDDAT,#(NUM_7 & 0x0F)
       MOV    LCDPTR,#3
       MOV    LCDDAT,#(NUM_7 >> 4)

       MOV    LCDPTR,#4
       MOV    LCDDAT,#(NUM_6 & 0x0F)
       MOV    LCDPTR,#5
       MOV    LCDDAT,#(NUM_6 >> 4)

       MOV    LCDPTR,#6
       MOV    LCDDAT,#(NUM_5 & 0x0F)
       MOV    LCDPTR,#7
       MOV    LCDDAT,#(NUM_5 >> 4)

       MOV    LCDPTR,#8
       MOV    LCDDAT,#(NUM_4 & 0x0F)
       MOV    LCDPTR,#9
       MOV    LCDDAT,#(NUM_4 >> 4)

       MOV    LCDPTR,#10
       MOV    LCDDAT,#(NUM_3 & 0x0F)
       MOV    LCDPTR,#11
       MOV    LCDDAT,#(NUM_3 >> 4)

       MOV    LCDPTR,#12
       MOV    LCDDAT,#(NUM_2 & 0x0F)
       MOV    LCDPTR,#13
       MOV    LCDDAT,#(NUM_2 >> 4)

       MOV    LCDPTR,#14
       MOV    LCDDAT,#(NUM_1 & 0x0F)
       MOV    LCDPTR,#15
       MOV    LCDDAT,#(NUM_1 >> 4)
```

19. TIMED ACCESS PROTECTION (TA)

The N76E616 has several features such as WDT and BOD that are crucial to proper operation of the system. If leaving these control registers unprotected, errant code may write undetermined value into them and results in incorrect operation and loss of control. To prevent this risk, the N76E616 has a protection scheme, which limits the write access to critical SFRs. This protection scheme is implemented using a timed access (TA). The following registers are related to the TA process.

TA – Timed Access

7	6	5	4	3	2	1	0
TA[7:0]							
W							

Address: C7H Reset value: 0000 0000b

Bit	Name	Description
7:0	TA[7:0]	**Timed access** The timed access register controls the access to protected SFRs. To access protected bits, user should first write AAH to the TA and immediately followed by a write of 55H to TA. After these two steps, a writing permission window is opened for 4 clock cycles during this period that user may write to protected SFRs.

In timed access method, the bits, which are protected, have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. When the software writes AAH to TA, a counter is started. This counter waits for 3 clock cycles looking for a write of 55H to TA. If the second write of 55H occurs within 3 clock cycles of the first write of AAH, then the timed access window is opened. It remains open for 4 clock cycles during which user may write to the protected bits. After 4 clock cycles, this window automatically closes. Once the window closes, the procedure should be repeated to write another protected bits. Not that the TA protected SFRs are required timed access for writing but reading is not protected. User may read TA protected SFR without giving AAH and 55H to TA register. The suggestion code for opening the timed access window is shown below.

```
(CLR    EA)                 ;if any interrupt is enabled, disable temporally
 MOV    TA,#0AAH
 MOV    TA,#55H
(Instruction that writes a TA protected register)
(SETB   EA)                 ;resume interrupts enabled
```

Any enabled interrupt should be disabled during this procedure to avoid delay between these three writings. If there is no interrupt enabled, the `CLR EA` and `SETB EA` instructions can be left out.

Examples of timed assess are shown to illustrate correct or incorrect writing process.

Example 1,

```
MOV    TA,#0AAH            ;3 clock cycles
MOV    TA,#55H             ;3 clock cycles
ORL    WDCON,#data         ;4 clock cycles
```

Example 2,

```
MOV    TA,#0AAH            ;3 clock cycles
MOV    TA,#55H             ;3 clock cycles
NOP                        ;1 clock cycle
ANL    BODCON0,#data       ;4 clock cycles
```

Example 3,

```
MOV    TA,#0AAH            ;3 clock cycles
MOV    TA,#55H             ;3 clock cycles
MOV    WDCON,#data1        ;3 clock cycles
ORL    BODCON0,#data2            ;4 clock cycles
```

Example 4,

```
MOV    TA,#0AAH            ;3 clock cycles
NOP                        ;1 clock cycle
MOV    TA,#55H             ;3 clock cycles
ANL    BODCON0,#data       ;4 clock cycles
```

In the first example, the writing to the protected bits is done before the 3-clock-cycle window closes. In example 2, however, the writing to BODCON0 does not complete during the window opening, there will be no change of the value of BODCON0. In example 3, the WDCON is successful written but the BODCON0 write is out of the 3-clock-cycle window. Therefore, the BODCON0 value will not change either. In Example 4, the second write 55H to TA completes after 3 clock cycles of the first write TA of AAH, and thus the timed access window is not opened at all, and the write to the protected byte affects nothing.

20. INTERRUPT SYSTEM

20.1 Interrupt Overview

The purpose of the interrupt is to make the software deal with unscheduled or asynchronous events. The N76E616 has a four-priority-level interrupt structure with 18 interrupt sources. Each of the interrupt sources has an individual priority setting bits, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled. When an interrupt occurs, the CPU is expected to service the interrupt. This service is specified as an Interrupt Service Routine (ISR). The ISR resides at a predetermined address as shown in Table 20–1. Interrupt Vectors. When the interrupt occurs if enabled, the CPU will vector to the respective location depending on interrupt source, execute the code at this location, stay in an interrupt service state until the ISR is done. Once an ISR has begun, it can be interrupted only by a higher priority interrupt. The ISR should be terminated by a return from interrupt instruction RETI. This instruction will force the CPU return to the instruction that would have been next when the interrupt occurred.

Table 20–1. Interrupt Vectors

Source	Vector Address	Vector Number	Source	Vector Address	Vector Number
Reset	0000H	-	-	-	-
External interrupt 0	0003H	0	WDT interrupt	0053H	10
Timer 0 overflow	000BH	1	ADC interrupt	005BH	11
External interrupt 1	0013H	2	Timer 2B underflow/match 0	0063H	12
Timer 1 overflow	001BH	3	Timer 2C underflow/match 0	006BH	13
Serial port 0 interrupt	0023H	4	Timer 2D underflow/match 0	0073H	14
Timer 2A underflow/match 0	002BH	5	Serial port 1 interrupt	007BH	15
I^2C status/timer-out interrupt	0033H	6	Timer 3 overflow	0083H	16
Pin interrupt	003BH	7	Self Wake-up Timer interrupt	008BH	17
Brown-out detection interrupt	0043H	8			

20.2 Enabling Interrupts

Each of individual interrupt sources can be enabled or disabled through the use of an associated interrupt enable bit in the IE and EIE SFRs. There is also a global enable bit EA bit (IE.7), which can be cleared to disable all the interrupts at once. It is set to enable all individually enabled interrupts. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending state, and will not be serviced until the EA bit is set back to logic 1. All interrupt flags that generate interrupts can also be set via software. Thereby software initiated interrupts can be generated.

Note that every interrupts, if enabled, is generated by a setting as logic 1 of its interrupt flag no matter by hardware or software. User should take care of each interrupt flag in its own interrupt service routine (ISR). Most of interrupt flags should be cleared by writing it as logic 0 via software to avoid recursive interrupt requests.

IE – Interrupt Enable (Bit-addressable)

7	6	5	4	3	2	1	0
EA	EADC	EBOD	ES	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: A8H Reset value: 0000 0000b

Bit	Name	Description
7	EA	**Enable all interrupt** This bit globally enables/disables all interrupts that are individually enabled. 0 = All interrupt sources Disabled. 1 = Each interrupt Enabled depending on its individual mask setting. Individual interrupts will occur if enabled.
6	EADC	**Enable ADC interrupt** 0 = ADC interrupt Disabled. 1 = Interrupt generated by ADCF (ADCCON0.7) Enabled.
5	EBOD	**Enable brown-out interrupt** 0 = Brown-out detection interrupt Disabled. 1 = Interrupt generated by BOF (BODCON0.3) Enabled.
4	ES	**Enable serial port 0 interrupt** 0 = Serial port 0 interrupt Disabled. 1 = Interrupt generated by TI (SCON.1) or RI (SCON.0) Enabled.
3	ET1	**Enable Timer 1 interrupt** 0 = Timer 1 interrupt Disabled. 1 = Interrupt generated by TF1 (TCON.7) Enabled.
2	EX1	**Enable external interrupt 1** 0 = External interrupt 1 Disabled. 1 = Interrupt generated by $\overline{INT1}$ pin Enabled.
1	ET0	**Enable Timer 0 interrupt** 0 = Timer 0 interrupt Disabled. 1 = Interrupt generated by TF0 (TCON.5) Enabled.
0	EX0	**Enable external interrupt 0** 0 = External interrupt 0 Disabled. 1 = Interrupt generated by $\overline{INT0}$ pin Enabled.

EIE – Extensive Interrupt Enable

7	6	5	4	3	2	1	0
ET2D	-	ET2C	EWDT	ET2B	ET2A	EPI	EI2C
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W

Address: 9BH Reset value: 0000 0000b

Bit	Name	Description
7	-	**Reserved**

Bit	Name	Description
7	ET2D	**Enable Timer 2D interrupt** 0 = Timer 2D interrupt Disabled. 1 = Interrupt generated by TF2D (T2CON0.7) Enabled.
6	-	**Reserved**
5	ET2C	**Enable Timer 2C interrupt** 0 = Timer 2C interrupt Disabled. 1 = Interrupt generated by TF2C (T2CON0.6) Enabled.
4	EWDT	**Enable WDT interrupt** 0 = WDT interrupt Disabled. 1 = Interrupt generated by WDTF (WDCON.5) Enabled.
3	ET2B	**Enable Timer 2B interrupt** 0 = Timer 2B interrupt Disabled. 1 = Interrupt generated by TF2B (T2CON0.5) Enabled.
2	ET2A	**Enable Timer 2A interrupt** 0 = Timer 2A interrupt Disabled. 1 = Interrupt generated by TF2A (T2CON0.4) Enabled.
1	EPI	**Enable pin interrupt** 0 = Pin interrupt Disabled. 1 = Interrupt generated by any flags in PIF register Enabled.
0	EI2C	**Enable I^2C interrupt** 0 = I^2C interrupt Disabled. 1 = Interrupt generated by SI (I2CON.3) or I2TOF (I2TOC.0) Enabled.

EIE1 – Extensive Interrupt Enable 1

7	6	5	4	3	2	1	0
-	-	-	-	-	EWKT	ET3	ES_1
-	-	-	-	-	R/W	R/W	R/W

Address: 9CH Reset value: 0000 0000b

Bit	Name	Description
7:3	-	**Reserved**
2	EWKT	**Enable WKT interrupt** 0 = WKT interrupt Disabled. 1 = Interrupt generated by WKTF (WKCON.4) Enabled.
1	ET3	**Enable Timer 3 interrupt** 0 = Timer 3 interrupt Disabled. 1 = Interrupt generated by TF3 (T3CON.4) Enabled.
0	ES_1	**Enable serial port 1 interrupt** 0 = Serial port 1 interrupt Disabled. 1 = Interrupt generated by TI_1 (SCON_1.1) or RI_1 (SCON_1.0) Enabled.

20.3 Interrupt Priorities

There are four priority levels for all interrupts. They are level highest, high, low, and lowest; and they are represented by level 3, level 2, level 1, and level 0. The interrupt sources can be individually set to one of four priority levels by setting their own priority bits. Table 20–2 lists four priority setting. Naturally, a low level priority interrupt can itself be interrupted by a high level priority interrupt, but not by any same level interrupt or lower

level. In addition, there exists a pre-defined natural priority among the interrupts themselves. The natural priority comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level.

In case of multiple interrupts, the following rules apply:

1. While a low priority interrupt handler is running, if a high priority interrupt arrives, the handler will be interrupted and the high priority handler will run. When the high priority handler does “RETI”, the low priority handler will resume. When this handler does “RETI”, control is passed back to the main program.

2. If a high priority interrupt is running, it cannot be interrupted by any other source – even if it is a high priority interrupt, which is higher in natural priority.

3. A low-priority interrupt handler will be invoked only if no other interrupt is already executing. Again, the low priority interrupt cannot preempt another low priority interrupt, even if the later one is higher in natural priority.

4. If two interrupts occur at the same time, the interrupt with higher priority will execute first. If both interrupts are of the same priority, the interrupt, which is higher in natural priority, will be executed first. This is the only context in which the natural priority matters.

This natural priority is defined as shown on Table 20–3. It also summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, natural priority and the permission to wake up the CPU from Power-down mode. For details of waking CPU up from Power-down mode, please see Section 22.2 “Power-Down Mode” on page 143.

Table 20–2. Interrupt Priority Level Setting

Interrupt Priority Control Bits		Interrupt Priority Level
IPH / EIPH / EIPH1	IP / EIP / EIP2	
0	0	Level 0 (lowest)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest)

Table 20–3. Characteristics of Each Interrupt Source

Interrupt Source	Vector Address	Interrupt Flag(s)	Enable Bit	Natural Priority	Priority Control Bits	Power-down Wake-up
Reset	0000H	-	Always Enabled	Highest	-	Yes
External interrupt 0	0003H	IE0[1]	EX0	1	PX0, PX0H	Yes
Brown-out	0043H	BOF (BODCON0.3)	EBOD	2	PBOD, PBODH	Yes
Watchdog Timer	0053H	WDTF (WDCON.5)	EWDT	3	PWDT, PWDTH	Yes
Timer 0	000BH	TF0[2]	ET0	4	PT0, PT0H	No
I^2C status/time-out	0033h	SI + I2TOF (I2TOC.0)	EI2C	5	PI2C, PI2CH	No
ADC	005Bh	ADCF	EADC	6	PADC, PADCH	No
External interrupt 1	0013H	IE1[1]	EX1	7	PX1, PX1H	Yes
Pin interrupt	003BH	PIF0 to PIF7 (PIF)[3]	EPI	8	PPI, PPIH	Yes
Timer 1	001BH	TF1[2]	ET1	9	PT1, PT1H	No
Serial port 0	0023H	RI + TI	ES	10	PS, PSH	No
Timer 2A	002Bh	TF2A[2]	ET2A	11	PT2A, PT2AH	No
Timer 2B	0063H	TF2B[2]	ET2B	13	PT2B, PT2BH	No
Timer 2C	006BH	TF2C[2]	ET2C	14	PT2C, PT2CH	No
Timer 2D	0073H	TF2D[2]	ET2D	15	PT2D, PT2DH	No
Serial port 1	007BH	RI_1 + TI_1	ES_1	16	PS_1, PSH_1	No
Timer 3	0083H	TF3[2] (T3CON.4)	ET3	17	PT3, PT3H	No
Self Wake-up Timer	008BH	WKTF (WKCON.4)	EWKT	18	PWKT, PWKTH	Yes

[1] While the external interrupt pin is set as edge triggered (ITx = 1), its own flag IEx will be automatically cleared if the interrupt service routine (ISR) is executed. While as level triggered (ITx = 0), IEx follows the inverse of respective pin state. It is not controlled via software.

[2] TF0, TF1, or TF3 is automatically cleared if the interrupt service routine (ISR) is executed. TF2x is automatically cleared if the interrupt service routine (ISR) is executed when Timer 2x is configured in its auto-reload mode.

[3] If level triggered is selected for pin interrupt channel n, PIFn flag reflects the respective channel state. It is not controlled via software.

IP – Interrupt Priority (Bit-addressable)[1]

7	6	5	4	3	2	1	0
-	PADC	PBOD	PS	PT1	PX1	PT0	PX0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B8H Reset value: 0000 0000b

Bit	Name	Description
7	-	**Reserved**
6	PADC	**ADC interrupt priority low bit**
5	PBOD	**Brown-out detection interrupt priority low bit**
4	PS	**Serial port 0 interrupt priority low bit**
3	PT1	**Timer 1 interrupt priority low bit**

Bit	Name	Description
2	PX1	**External interrupt 1 priority low bit**
1	PT0	**Timer 0 interrupt priority low bit**
0	PX0	**External interrupt 0 priority low bit**

[1] IP is used in combination with the IPH to determine the priority of each interrupt source. See Table 20–2. Interrupt Priority Level Setting for correct interrupt priority configuration.

IPH – Interrupt Priority High[2]

7	6	5	4	3	2	1	0
-	PADCH	PBODH	PSH	PT1H	PX1H	PT0H	PX0H
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: B7H Reset value: 0000 0000b

Bit	Name	Description
7	-	**Reserved**
6	PADC	**ADC interrupt priority high bit**
5	PBOD	**Brown-out detection interrupt priority high bit**
4	PSH	**Serial port 0 interrupt priority high bit**
3	PT1H	**Timer 1 interrupt priority high bit**
2	PX1H	**External interrupt 1 priority high bit**
1	PT0H	**Timer 0 interrupt priority high bit**
0	PX0H	**External interrupt 0 priority high bit**

[2] IPH is used in combination with the IP respectively to determine the priority of each interrupt source. See Table 20–2. Interrupt Priority Level Setting for correct interrupt priority configuration.

EIP – Extensive Interrupt Priority[3]

7	6	5	4	3	2	1	0
PT2D	-	PT2C	PWDT	PT2B	PT2A	PPI	PI2C
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W

Address: EFH Reset value: 0000 0000b

Bit	Name	Description
7	PT2D	**Timer 2D interrupt priority low bit**
6	-	**Reserved**
5	PT2C	**Timer 2C interrupt priority low bit**
4	PWDT	**WDT interrupt priority low bit**
3	PT2B	**Timer 2B interrupt priority low bit**
2	PT2A	**Timer 2A interrupt priority low bit**
1	PPI	**Pin interrupt priority low bit**
0	PI2C	**I^2C interrupt priority low bit**

[3] EIP is used in combination with the EIPH to determine the priority of each interrupt source. See Table 20–2. Interrupt Priority Level Setting for correct interrupt priority configuration.

EIPH – Extensive Interrupt Priority High[4]

7	6	5	4	3	2	1	0
PT2DH	-	PT2CH	PWDTH	PT2BH	PT2AH	PPIH	PI2CH
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W

Address: F7H Reset value: 0000 0000b

Bit	Name	Description
7	PT2DH	**Timer 2D interrupt priority high bit**
6	-	**Reserved**
5	PT2CH	**Timer 2C interrupt priority high bit**
4	PWDTH	**WDT interrupt priority high bit**
3	PT2BH	**Timer 2B interrupt priority high bit**
2	PT2AH	**Timer 2A interrupt priority high bit**
1	PPIH	**Pin interrupt priority high bit**
0	PI2CH	**I^2C interrupt priority high bit**

[4] EIPH is used in combination with the EIP to determine the priority of each interrupt source. See Table 20–2. Interrupt Priority Level Setting for correct interrupt priority configuration.

EIP1 – Extensive Interrupt Priority 1[5]

7	6	5	4	3	2	1	0
-	-	-	-	-	PWKT	PT3	PS_1
-	-	-	-	-	R/W	R/W	R/W

Address: FEH, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
2	PWKT	**WKT interrupt priority low bit**
1	PT3	**Timer 3 interrupt priority low bit**
0	PS_1	**Serial port 1 interrupt priority low bit**

[5] EIP1 is used in combination with the EIPH1 to determine the priority of each interrupt source. See Table 20–2. Interrupt Priority Level Setting for correct interrupt priority configuration.

EIPH1 – Extensive Interrupt Priority High 1[6]

7	6	5	4	3	2	1	0
-	-	-	-	-	PWKTH	PT3H	PSH_1
-	-	-	-	-	R/W	R/W	R/W

Address: FFH, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
2	PWKTH	**WKT interrupt priority high bit**
1	PT3H	**Timer 3 interrupt priority high bit**
0	PSH_1	**Serial port 1 interrupt priority high bit**

[6] EIPH1 is used in combination with the EIP1 to determine the priority of each interrupt source. See Table 20–2. Interrupt Priority Level Setting for correct interrupt priority configuration.

20.4 Interrupt Service

The interrupt flags are sampled every system clock cycle. In the same cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction, which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are,

1. An interrupt of equal or higher priority is not currently being serviced.

2. The current polling cycle is the last cycle of the instruction currently being executed.

3. The current instruction does not involve a write to any enabling or priority setting bits and is not a RETI.

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every system clock cycle. If an interrupt flag is active in one cycle but not responded to for the above conditions are not met, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. This means that the interrupt flag, which was once active but not serviced, is not remembered. Every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This action may or may not clear the flag, which caused the interrupt according to different interrupt source. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack RAM but does not save the Program Status Word (PSW). The PC is reloaded with the vector address of that interrupt, which caused the LCALL. Execution continues from the vectored address until an RETI instruction is executed. On execution of the RETI instruction, the processor pops the Stack and loads the PC with the contents at the top of the stack. User should take care that the status of the stack. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a simple RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt controller that the interrupt service routine is completed. RET would leave the controller still thinking that the service routine is underway, making future interrupts impossible.

20.5 Interrupt Latency

The response time for each interrupt source depends on several factors, such as the nature of the interrupt and the instruction underway. Each interrupt flags are polled and priority decoded each system clock cycle. If a request is active and all three previous conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes 4 clock cycles to be completed. Thus, there is a minimum reaction time of 5 clock cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last clock cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs if the device is performing a RETI, and then executes a longest 6-clock-cycle instruction as the next instruction. From the time an interrupt source is activated (not detected), the longest reaction time is 16 clock cycles. This period includes 5 clock cycles to complete RETI, 6 clock cycles to complete the longest instruction, 1 clock cycle to detect the interrupt, and 4 clock cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 clock cycles and not more than 16 clock cycles.

20.6 External Interrupt Pins

The external interrupt $\overline{INT0}$ and $\overline{INT1}$ can be used as interrupt sources. They are selectable to be either edge or level triggered depending on bits IT0 (TCON.0) and IT1 (TCON.2). The bits IE0 (TCON.1) and IE1 (TCON.3) are the flags those are checked to generate the interrupt. In the edge triggered mode, the $\overline{INT0}$ or $\overline{INT1}$ inputs are sampled every system clock cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IE0 or IE1 will be set. Since the external interrupts are sampled every system clock, they have to be held high or low for at least one system clock cycle. The IE0 and IE1 are automatically cleared when the interrupt service routine is called. If the level triggered mode is selected, then the requesting source has to hold the pin low till the interrupt is serviced. The IE0 and IE1 will not be cleared by the hardware on entering the service routine. In the level triggered mode, IE0 and IE1 follows the inverse value of $\overline{INT0}$ and $\overline{INT1}$ pins. If interrupt pins continue to be held low even after the service routine is completed, the processor will acknowledge another interrupt request from the same source. Both $\overline{INT0}$ and $\overline{INT1}$ can wake up the device from the Power-down mode.

TCON – Timer 0 and 1 Control (Bit-addressable)

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R (level) R/W (edge)	R/W	R (level) R/W (edge)	R/W

Address: 88H Reset value: 0000 0000b

Bit	Name	Description
3	IE1	**External interrupt 1 edge flag** If IT1 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remains set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT1 = 0 (low level trigger), this flag follows the inverse of the $\overline{INT1}$ input signal's logic level. Software cannot control it.

Bit	Name	Description
2	IT1	**External interrupt 1 type select** This bit selects by which type that $\overline{INT1}$ is triggered. 0 = $\overline{INT1}$ is low level triggered. 1 = $\overline{INT1}$ is falling edge triggered.
1	IE0	**External interrupt 0 edge flag** If IT0 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remains set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT0 = 0 (low level trigger), this flag follows the inverse of the $\overline{INT0}$ input signal's logic level. Software cannot control it.
0	IT0	**External interrupt 0 type select** This bit selects by which type that $\overline{INT0}$ is triggered. 0 = $\overline{INT0}$ is low level triggered. 1 = $\overline{INT0}$ is falling edge triggered.

21. IN-APPLICATION-PROGRAMMING (IAP)

Unlike RAM's real-time operation, to update flash data often takes long time. Furthermore, it is a quite complex timing procedure to erase, program, or read flash data. The N76E616 carried out the flash operation with convenient mechanism to help user re-programming the flash content by In-Application-Programming (IAP). IAP is an in-circuit electrical erasure and programming method through software.

After IAP enabling by setting IAPEN (CHPCON.0 with TA protected) and setting the enable bit in IAPUEN that allows the target block to be updated, user can easily fill the 16-bit target address in IAPAH and IAPAL, data in IAPFD, and command in IAPCN. Then the IAP is ready to begin by setting a triggering bit IAPGO (IAPTRG.0). Note that IAPTRG is also TA protected. At this moment, the CPU holds the Program Counter and the built-in IAP automation takes over to control the internal charge-pump for high voltage and the detail signal timing. The erase and program time is internally controlled disregard of the operating voltage and frequency. Nominally, a page-erase time is 28 ms and a byte-program time is 50 μs. After IAP action completed, the Program Counter continues to run the following instructions. The IAPGO bit will be automatically cleared. An IAP failure flag, IAPFF (CHPCON.6), can be check whether the previous IAP operation was successful or not. Through this progress, user can easily erase, program, and verify the Flash Memory by just taking care of pure software.

The following registers are related to IAP processing.

CONFIG2

7	6	5	4	3	2	1	0
CBODEN	-	CBOV[1:0]		BOIAP	CBORST	-	-
R/W	-	R/W		R/W	R/W	-	-

Factory default value: 1111 1111b

Bit	Name	Description
3	BOIAP	**Brown-out inhibiting IAP** This bit decides whether IAP erasing or programming is inhibited by brown-out status. This bit is valid only when brown-out detection is enabled. 1 = IAP erasing or programming is inhibited if V_{DD} is lower than V_{BOD}. 0 = IAP erasing or programming is allowed under any workable V_{DD}.

CHPCON – Chip Control (TA protected)

7	6	5	4	3	2	1	0
SWRST	IAPFF	-	-	-	-	BS	IAPEN
W	R/W	-	-	-	-	R/W	R/W

Address: 9FH Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
6	IAPFF	**IAP fault flag** The hardware will set this bit after IAPGO (ISPTRG.0) is set if any of the following condition is met: (1) The accessing address is oversize.

Bit	Name	Description
		(2) IAPCN command is invalid. (3) IAP erases or programs updating un-enabled block. (4) IAP erasing or programming operates under V_{BOD} while BOIAP (CONFIG2.5) remains un-programmed 1 with BODEN (BODCON0.7) as 1 and BORST (BODCON0.2) as 0. This bit should be cleared via software.
0	IAPEN	**IAP enable** 0 = IAP function Disabled. 1 = IAP function Enabled. Once enabling IAP function, the HIRC will be turned on for timing control. To clear IAPEN should always be the last instruction after IAP operation to stop internal oscillator if reducing power consumption is concerned.

IAPUEN – IAP Updating Enable (TA protected)

7	6	5	4	3	2	1	0
-	-	-	-	-	CFUEN	LDUEN	APUEN
-	-	-	-	-	R/W	R/W	R/W

Address: A5H Reset value: 0000 0000b

Bit	Name	Description
2	CFUEN	**CONFIG bytes updated enable** 0 = Inhibit erasing or programming CONFIG bytes by IAP. 1 = Allow erasing or programming CONFIG bytes by IAP.
1	LDUEN	**LDROM updated enable** 0 = Inhibit erasing or programming LDROM by IAP. 1 = Allow erasing or programming LDROM by IAP.
0	APUEN	**APROM updated enable** 0 = Inhibit erasing or programming APROM by IAP. 1 = Allow erasing or programming APROM by IAP.

IAPCN – IAP Control

7	6	5	4	3	2	1	0
IAPB[1:0]		FOEN	FCEN	FCTRL[3:0]			
R/W		R/W	R/W	R/W			

Address: AFH Reset value: 0011 0000b

Bit	Name	Description
7:6	IAPB[1:0]	**IAP control** This byte is used for IAP command. For details, see Table 21–1. IAP Modes and Command Codes.
5	FOEN	
4	FCEN	
3:0	FCTRL[3:0]	

IAPAH – IAP Address High Byte

7	6	5	4	3	2	1	0
IAPA[15:8]							
R/W							

Address: A7H Reset value: 0000 0000b

Bit	Name	Description
7:0	IAPA[15:8]	**IAP address high byte** IAPAH contains address IAPA[15:8] for IAP operations.

IAPAL – IAP Address Low Byte

7	6	5	4	3	2	1	0
IAPA[7:0]							
R/W							

Address: A6H Reset value: 0000 0000b

Bit	Name	Description
7:0	IAPA[7:0]	**IAP address low byte** IAPAL contains address IAPA[7:0] for IAP operations.

IAPFD – IAP Flash Data

7	6	5	4	3	2	1	0
IAPFD[7:0]							
R/W							

Address: AEH Reset value: 0000 0000b

Bit	Name	Description
7:0	IAPFD[7:0]	**IAP flash data** This byte contains flash data, which is read from or is going to be written to the Flash Memory. User should write data into IAPFD for program mode before triggering IAP processing and read data from IAPFD for read/verify mode after IAP processing is finished.

IAPTRG – IAP Trigger (TA protected)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	IAPGO
-	-	-	-	-	-	-	W

Address: A4H Reset value: 0000 0000b

Bit	Name	Description

0	IAPGO	**IAP go**
		IAP begins by setting this bit as logic 1. After this instruction, the CPU holds the Program Counter (PC) and the IAP hardware automation takes over to control the progress. After IAP action completed, the Program Counter continues to run the following instruction. The IAPGO bit will be automatically cleared and always read as logic 0.
		Before triggering an IAP action, interrupts (if enabled) should be temporary disabled for hardware limitation. The program process should follow below.
		`CLR EA`
		`MOV TA,#0AAH`
		`MOV TA,#55H`
		`ORL IAPTRG,#01H`
		`(SETB EA)`

21.1 IAP Commands

The N76E616 provides a wide range of applications to perform IAP to APROM, LDROM, or CONFIG bytes. The IAP action mode and the destination of the flash block are defined by IAP control register IAPCN.

Table 21–1. IAP Modes and Command Codes

IAP Mode	IAPCN				IAPA[15:0] {IAPAH, IAPAL}	IAPFD[7:0]
	IAPB[1:0]	FOEN	FCEN	FCTRL[3:0]		
Company ID read	XX[1]	0	0	1011	X	DAH
Device ID read	XX	0	0	1100	Low-byte DID: 0000H High-byte DID: 0001H	Low-byte DID: 50H High-byte DID: 2FH
96-bit Unique Code read	XX	0	0	0100	0000H to 000BH	Data out
APROM page-erase	00	1	0	0010	Address in[2]	FFH
LDROM page-erase	01	1	0	0010	Address in[2]	FFH
APROM byte-program	00	1	0	0001	Address in	Data in
LDROM byte-program	01	1	0	0001	Address in	Data in
APROM byte-read	00	0	0	0000	Address in	Data out
LDROM byte-read	01	0	0	0000	Address in	Data out
All CONFIG bytes erase	11	1	0	0010	0000H	FFH
CONFIG byte-program	11	1	0	0001	CONFIG0: 0000H CONFIG1: 0001H CONFIG2: 0002H CONFIG4: 0004H	Data in

IAP Mode	IAPCN				IAPA[15:0] {IAPAH, IAPAL}	IAPFD[7:0]
	IAPB[1:0]	FOEN	FCEN	FCTRL[3:0]		
CONFIG byte-read	11	0	0	0000	CONFIG0: 0000H CONFIG1: 0001H CONFIG2: 0002H CONFIG4: 0004H	Data out

[1] 'X' means "don't care".
[2] Each page is 256-Byte size. Therefore, the address should be the address pointed to the target page.

21.2 IAP User Guide

IAP facilitates the updating flash contents in a convenient way; however, user should follow some restricted laws in order that the IAP operates correctly. Without noticing warnings will possible cause undetermined results even serious damages of devices. Furthermore, this paragraph will also support useful suggestions during IAP procedures.

(1) If no more IAP operation is needed, user should clear IAPEN (CHPCON.0). It will make the system void to trigger IAP unaware. Furthermore, IAP requires the HIRC running. If the external clock source is selected, disabling IAP will stop the HIRC for saving power consumption. Note that a write to IAPEN is TA protected.

(2) When the LOCK bit (CONFIG0.1) is activated, IAP reading, writing, or erasing can still be valid.

During IAP progress, interrupts (if enabled) should be disabled temporally by clearing EA bit for implement limitation.

Do not attempt to erase or program to a page that the code is currently executing. This will cause unpredictable program behavior and may corrupt program data.

21.3 Using Flash Memory as Data Storage

In general application, there is a need of data storage, which is non-volatile so that it remains its content even after the power is off. Therefore, in general application user can read back or update the data, which rules as parameters or constants for system control. The Flash Memory array of the N76E616 supports IAP function and any byte in the Flash Memory array may be read using the MOVC instruction and thus is suitable for use as non-volatile data storage. IAP provides erase and program function that makes it easy for one or more bytes within a page to be erased and programmed in a routine. IAP performs in the application under the control of the microcontroller's firmware. Be aware of Flash Memory writing endurance of 20,000 cycles. A demo is illustrated as follows.

Assembly demo code:

```
;*****************************************************************************
;      This code illustrates how to use IAP to make APROM 201h as a byte of
;      Data Flash when user code is executed in APROM.
;*****************************************************************************
PAGE_ERASE_AP              EQU          00100010b
BYTE_PROGRAM_AP            EQU          00100001b

       ORG    0000h

       MOV    TA,#0AAh                  ;CHPCON is TA protected
       MOV    TA,#55h
       ORL    CHPCON,#00000001b         ;IAPEN = 1, enable IAP mode

       MOV    TA,#0AAh                  ;IAPUEN is TA protected
       MOV    TA,#55h
       ORL    IAPUEN,#00000001b         ;APUEN = 1, enable APROM update

       MOV    IAPCN,#PAGE_ERASE_AP      ;Erase page 200h to 27Fh
       MOV    IAPAH,#02h
       MOV    IAPAL,#00h
       MOV    IAPFD,#0FFh
       MOV    TA,#0AAh                  ;IAPTRG is TA protected
       MOV    TA,#55h
       ORL    IAPTRG,#00000001b         ;write '1' to IAPGO to trigger IAP process
       MOV    IAPCN,#BYTE_PROGRAM_AP    ;Program 201h with 55h
       MOV    IAPAH,#02h
       MOV    IAPAL,#01h
       MOV    IAPFD,#55h
       MOV    TA,#0AAh
       MOV    TA,#55h
       ORL    IAPTRG,#00000001b

       MOV    TA,#0AAh
       MOV    TA,#55h
       ANL    IAPUEN,#11111110b         ;APUEN = 0, disable APROM update

       MOV    TA,#0AAh
       MOV    TA,#55h
       ANL    CHPCON,#11111110b         ;IAPEN = 0, disable IAP mode

       MOV    DPTR,#201h
       CLR    A
       MOVC   A,@A+DPTR                 ;Read content of address 201h
       MOV    P0,A

       SJMP   $
```

C language demo code:

```
//***********************************************************************************
//     This code illustrates how to use IAP to make APROM 201h as a byte of
//     Data Flash when user code is executed in APROM.
//***********************************************************************************
#define       PAGE_ERASE_AP       0x22
#define       BYTE_PROGRAM_AP     0x21

/*Data Flash, as part of APROM, is read by MOVC. Data Flash can be defined as
  256-element array in "code" area from absolute address 0x0200                */

volatile unsigned char code Data_Flash[256] _at_ 0x0200;

Main (void)
{
       TA = 0xAA;                        //CHPCON is TA protected
       TA = 0x55;
       CHPCON |= 0x01;                   //IAPEN = 1, enable IAP mode

       TA = 0xAA;                        //IAPUEN is TA protected
       TA = 0x55;
       IAPUEN |= 0x01;                   //APUEN = 1, enable APROM update

       IAPCN = PAGE_ERASE_AP;            //Erase page 200h to 27Fh
       IAPAH = 0x02;
       IAPAL = 0x00;
       IAPFD = 0xFF;
       TA = 0xAA;                        //IAPTRG is TA protected
       TA = 0x55;
       IAPTRG |= 0x01;                   //write '1' to IAPGO to trigger IAP process

       IAPCN = BYTE_PROGRAM_AP;          // Program 201h with 55h
       IAPAH = 0x02;
       IAPAL = 0x01;
       IAPFD = 0x55;
       TA = 0xAA;
       TA = 0x55;
       IAPTRG |= 0x01;                   //write '1' to IAPGO to trigger IAP process

       TA = 0xAA;                        //IAPUEN is TA protected
       TA = 0x55;
       IAPUEN &= ~0x01;                  //APUEN = 0, disable APROM update

       TA = 0xAA;                        //CHPCON is TA protected
       TA = 0x55;
       CHPCON &= ~0x01;                  //IAPEN = 0, disable IAP mode

       P0 = Data_Flash[1];               //Read content of address 200h+1

       while(1);
}
```

21.4 In-System-Programming (ISP)

The Flash Memory supports both hardware programming and In-Application-Programming (IAP). Hardware programming mode uses gang-writers to reduce programming costs and time to market while the products enter the mass production state. However, if the product is just under development or the end product needs firmware updating in the hand of an end user, the hardware programming mode will make repeated

programming difficult and inconvenient. In-System-Programming (ISP) makes it easy and possible. ISP performs Flash Memory updating without removing the microcontroller from the system. It allows a device to be re-programmed under software control. Furthermore, the capability to update the application firmware makes wide range of applications possible.

User can develop a custom Boot Code that resides in LDROM. The maximum size of LDROM is 4K Bytes. User developed Boot Code can be re-programmed by parallel writer or In-Circuit-Programming (ICP) tool.

General speaking, an ISP is carried out by a communication between PC and MCU. PC transfers the new User Code to MCU through serial port. Then Boot Code receives it and re-programs into User Code through IAP commands. Nuvoton provides ISP firmware and PC application for N76E616. It makes user quite easy perform ISP through UART port. Please visit Nuvoton 8-bit Microcontroller website: Nuvoton 80C51 Microcontroller Technical Support. A simple ISP demo code is given below.

Assembly demo code:

```
;*****************************************************************************
;      This code illustrates how to do APROM and CONFIG IAP from LDROM.
;      APROM is re-programmed by the code to output P1 as 55h and P2 as AAh.
;      The CONFIG2 is also updated to disable BOD reset.
;      User needs to configure CONFIG0 = 0x7F, CONFIG1 = 0xFE, CONFIG2 = 0xFF.
;*****************************************************************************
PAGE_ERASE_AP               EQU         00100010b
BYTE_PROGRAM_AP             EQU         00100001b
BYTE_READ_AP                EQU         00000000b
ALL_ERASE_CONFIG            EQU         11100010b
BYTE_PROGRAM_CONFIG         EQU         11100001b
BYTE_READ_CONFIG            EQU         11000000b

       ORG    0000h

       CLR    EA                       ;disable all interrupts
       CALL   Enable_IAP

       CALL   Enable_AP_Update
       CALL   Erase_AP                 ;erase AP data
       CALL   Program_AP               ;programming AP data
       CALL   Disable_AP_Update
       CALL   Program_AP_Verify        ;verify Programmed AP data

       CALL   Read_CONFIG              ;read back CONFIG2
       CALL   Enable_CONFIG_Update
       CALL   Erase_CONFIG             ;erase CONFIG bytes
       CALL   Program_CONFIG           ;programming CONFIG2 with new data
       CALL   Disable_CONFIG_Update
       CALL   Program_CONFIG_Verify    ;verify Programmed CONFIG2

       CALL   Disable_IAP
       MOV    TA,#0AAh                 ;TA protection
       MOV    TA,#55h                  ;
       ANL    CHPCON,#11111101b        ;BS = 0, reset to APROM
       MOV    TA,#0AAh
       MOV    TA,#55h
       ORL    CHPCON,#80h              ;software reset and reboot from APROM

       SJMP   $
```

```
;*****************************************************************
;             IAP Subroutine
;*****************************************************************
Enable_IAP:
       MOV    TA,#0AAh                  ;CHPCON is TA protected
       MOV    TA,#55h
       ORL    CHPCON,#00000001b         ;IAPEN = 1, enable IAP mode
       RET

Disable_IAP:
       MOV    TA,#0AAh
       MOV    TA,#55h
       ANL    CHPCON,#11111110b         ;IAPEN = 0, disable IAP mode
       RET

Enable_AP_Update:
       MOV    TA,#0AAh                  ;IAPUEN is TA protected
       MOV    TA,#55h
       ORL    IAPUEN,#00000001b         ;APUEN = 1, enable APROM update
       RET

Disable_AP_Update:
       MOV    TA,#0AAh
       MOV    TA,#55h
       ANL    IAPUEN,#11111110b         ;APUEN = 0, disable APROM update
       RET

Enable_CONFIG_Update:
       MOV    TA,#0AAh
       MOV    TA,#55h
       ORL    IAPUEN,#00000100b         ;CFUEN = 1, enable CONFIG update
       RET

Disable_CONFIG_Update:
       MOV    TA,#0AAh
       MOV    TA,#55h
       ANL    IAPUEN,#11111011b         ;CFUEN = 0, disable CONFIG update
       RET

Trigger_IAP:
       MOV    TA,#0AAh                  ;IAPTRG is TA protected
       MOV    TA,#55h
       ORL    IAPTRG,#00000001b         ;write '1' to IAPGO to trigger IAP process
       RET

;*****************************************************************
;             IAP APROM Function
;*****************************************************************
Erase_AP:
       MOV    IAPCN,#PAGE_ERASE_AP
       MOV    IAPFD,#0FFh
       MOV    R0,#00h
Erase_AP_Loop:
       MOV    IAPAH,R0
       MOV    IAPAL,#00h
       CALL   Trigger_IAP
       MOV    IAPAL,#80h
       CALL   Trigger_IAP
       INC    R0
       CJNE   R0,#44h,Erase_AP_Loop
       RET

Program_AP:
```

```
        MOV     IAPCN,#BYTE_PROGRAM_AP
        MOV     IAPAH,#00h
        MOV     IAPAL,#00h
        MOV     DPTR,#AP_code
Program_AP_Loop:
        CLR     A
        MOVC    A,@A+DPTR
        MOV     IAPFD,A
        CALL    Trigger_IAP
        INC     DPTR
        INC     IAPAL
        MOV     A,IAPAL
        CJNE    A,#14,Program_AP_Loop
        RET

Program_AP_Verify:
        MOV     IAPCN,#BYTE_READ_AP
        MOV     IAPAH,#00h
        MOV     IAPAL,#00h
        MOV     DPTR,#AP_code
Program_AP_Verify_Loop:
        CALL    Trigger_IAP
        CLR     A
        MOVC    A,@A+DPTR
        MOV     B,A
        MOV     A,IAPFD
        CJNE    A,B,Program_AP_Verify_Error
        INC     DPTR
        INC     IAPAL
        MOV     A,IAPAL
        CJNE    A,#14,Program_AP_Verify_Loop
        RET

Program_AP_Verify_Error:
        CALL    Disable_IAP
        MOV     P0,#00h
        SJMP    $

;*********************************************************************
;             IAP CONFIG Function
;*********************************************************************
Erase_CONFIG:
        MOV     IAPCN,#ALL_ERASE_CONFIG
        MOV     IAPAH,#00h
        MOV     IAPAL,#00h
        MOV     IAPFD,#0FFh
        CALL    Trigger_IAP
        RET

Read_CONFIG:
        MOV     IAPCN,#BYTE_READ_CONFIG
        MOV     IAPAH,#00h
        MOV     IAPAL,#02h
        CALL    Trigger_IAP
        MOV     R7,IAPFD
        RET

Program_CONFIG:
        MOV     IAPCN,#BYTE_PROGRAM_CONFIG
        MOV     IAPAH,#00h
        MOV     IAPAL,#02h
        MOV     A,R7
        ANL     A,#11111011b
        MOV     IAPFD,A                     ;disable BOD reset
```

```
        MOV     R6,A                        ;temp data
        CALL    Trigger_IAP
        RET

Program_CONFIG_Verify:
        MOV     IAPCN,#BYTE_READ_CONFIG
        MOV     IAPAH,#00h
        MOV     IAPAL,#02h
        CALL    Trigger_IAP
        MOV     B,R6
        MOV     A,IAPFD
        CJNE    A,B,Program_CONFIG_Verify_Error
        RET

Program_CONFIG_Verify_Error:
        CALL    Disable_IAP
        MOV     P0,#00h
        SJMP    $

;*****************************************************************
;             APROM code
;*****************************************************************
AP_code:
        DB      75h,0B1h, 00h               ;OPCODEs of "MOV    P0M1,#0"
        DB      75h,0B5h, 00h               ;OPCODEs of "MOV    P2M1,#0"
        DB      75h, 90h, 55h               ;OPCODEs of "MOV    P1,#55h"
        DB      75h,0A0h,0AAh               ;OPCODEs of "MOV    P2,#0AAh"
        DB      80h,0FEh                    ;OPCODEs of "SJMP   $"

        END
```

22. POWER MANAGEMENT

The N76E616 has several features that help user to control the power consumption of the device. The power-reduced feature has two option modes: Idle mode and Power-down mode, to save the power consumption. For a stable current consumption, the state and mode of each pin should be taken care of. The minimum power consumption can be attained by giving the pin state just the same as the external pulls for example output 1 if pull-high is used or output 0 if pull-low. If the I/O pin is floating, user is recommended to leave it as quasi-bidirectional mode. If P3.6 is configured as an input-only pin, it should have an external pull-up or pull-low, or enable its internal pull-up by setting P36UP (P3M2.6).

PCON – Power Control

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Address: 87H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
1	PD	**Power-down mode** Setting this bit puts CPU into Power-down mode. Under this mode, both CPU and peripheral clocks stop and Program Counter (PC) suspends. It provides the lowest power consumption. After CPU is woken up from Power-down, this bit will be automatically cleared via hardware and the program continue executing the interrupt service routine (ISR) of the very interrupt source that woke the system up before. After return from the ISR, the device continues execution at the instruction, which follows the instruction that put the system into Power-down mode. Note that If IDL bit and PD bit are set simultaneously, CPU will enter Power-down mode. Then it does not go to Idle mode after exiting Power-down.
0	IDL	**Idle mode** Setting this bit puts CPU into Idle mode. Under this mode, the CPU clock stops and Program Counter (PC) suspends but all peripherals keep activated. After CPU is woken up from Idle, this bit will be automatically cleared via hardware and the program continue executing the ISR of the very interrupt source that woke the system up before. After return from the ISR, the device continues execution at the instruction, which follows the instruction that put the system into Idle mode.

P3M2 – Port 3 Mode Select 2

7	6	5	4	3	2	1	0
CLOEN	P36UP	P3M2.5	P3M2.4	P3M2.3	P3M2.2	P3M2.1	P3M2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: ADH, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
6	P36UP	**P3.6 pull-up enable** 0 = P3.6 pull-up Disabled. 1 = P3.6 pull-up Enabled. This bit is valid only when RPD (CONFIG0.2) is programmed as 0. When selecting as a $\overline{\text{RST}}$ pin, the pull-up is always enabled.

22.1 Idle Mode

Idle mode suspends CPU processing by holding the Program Counter. No program code are fetched and run in Idle mode. It forces the CPU state to be frozen. The Program Counter (PC), Stack Pointer (SP), Program Status Word (PSW), Accumulator (ACC), and the other registers hold their contents during Idle mode. The port pins hold the logical states they had at the time Idle was activated. Generally, it saves considerable power of typical half of the full operating power.

Since the clock provided for peripheral function logic circuit like timer or serial port still remain in Idle mode, the CPU can be released from the Idle mode with any of enabled interrupt sources. User can put the device into Idle mode by writing 1 to the bit IDL (PCON.0). The instruction that sets the IDL bit is the last instruction that will be executed before the device enters Idle mode.

The Idle mode can be terminated in two ways. First, as mentioned, any enabled interrupt will cause an exit. It will automatically clear the IDL bit, terminate Idle mode, and the interrupt service routine (ISR) will be executed. After using the RETI instruction to jump out of the ISR, execution of the program will be the one following the instruction, which put the CPU into Idle mode. The second way to terminate Idle mode is with any reset other than software reset. Remember that if Watchdog reset is used to exit Idle mode, the WIDPD (WDCON.4) needs to be set 1 to let WDT keep running in Idle mode.

22.2 Power-Down Mode

Power-down mode is the lowest power state that the N76E616 can enter. It remain the power consumption as a ”μA” level by stopping the system clock source. Both of CPU and peripheral functions like Timers or UART are frozen. Flash memory is put into its stop mode. All activity is completely stopped and the power consumption is reduced to the lowest possible value. The device can be put into Power-down mode by writing 1 to bit PD (PCON.1). The instruction that does this action will be the last instruction to be executed before the device enters Power-down mode. In the Power-down mode, RAM maintains its content. The port pins output the values held by their own state before Power-down respectively.

There are several ways to exit the N76E616 from the Power-down mode. The first is with all resets except software reset. Brown-out reset will also wake up CPU from Power-down mode. Be sure that brown-out detection is enabled before the system enters Power-down. However, for least power consumption, it is recommended to enable low power BOD and disable ADC circuit before entering Power-down mode. Of course, the external pin reset and power-on reset will remove the Power-down status. After the external reset or power-on reset. The CPU is initialized and starts executing program code from the beginning.

The second way to wake the N76E616 up from the Power-down mode is by an enabled external interrupt. The trigger on the external pin will asynchronously restart the system clock. After oscillator is stable, the device executes the interrupt service routine (ISR) for the corresponding external interrupt. After the ISR is completed,

the program execution returns to the instruction after the one, which puts the device into Power-down mode and continues. Interrupts that allows to wake up CPU from Power-down mode includes external interrupt $\overline{INT0}$ and $\overline{INT1}$, pin interrupt, WDT interrupt, WKT interrupt, and brown-out interrupt.

23. CLOCK SYSTEM

The N76E616 has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. The N76E616 provides five options of the system clock sources including internal oscillator, crystal/resonator, or external clock from XIN pin via software. The N76E616 is embedded with two internal oscillators: one 10 kHz low-speed and one 11.059 MHz high-speed, which is factory trimmed to ±2.5% under all conditions. If the clock source is from the crystal/resonator, the frequency supports two ranges: 2 MHz to 16 MHz high-speed and 32.768 kHz low-speed. A clock divider CKDIV is also available on N76E616 for adjustment of the flexibility between power consumption and operating performance.



Figure 23.1 Clock System Block Diagram

23.1 Clock Sources

There are a total of five system clock sources selectable in the N76E616, including high-speed internal oscillator, low-speed internal oscillator, high-speed external crystal/resonator, low-speed external crystal/resonator, and external clock input. Each of them can be the system clock source in the N76E616. Different active system clock sources also affect multi-function of P3.2/XIN and P3.3/XOUT pins.

23.1.1 Internal Oscillators

There are two internal oscillators in the N76E616 – one 11.059 MHz high-speed internal oscillator (HIRC) and one 10 kHz low-speed (LIRC). Both of them can be selected as the system clock. HIRC can be enabled by setting HIRCEN (CKEN.5). LIRC is enabled after device is powered up. User can set OSC[2:0] (CKSWT [2:0]) as [0,0,0] to select the HIRC as the system clock. By setting OSC[2:0] as [1,0,0], LIRC will be selected as the system clock. Note that after the N76E616 is powered, HIRC and LIRC will be both enabled and HIRC is default selected as the system clock source. While using internal oscillators, XIN and XOUT automatically switch as two general purpose I/O P3.2 and P3.3 to expend the numbers of general purpose I/O. The I/O output mode of P3.2 and P3.3 can be selected by configuring P3M1 and P3M2 registers.

23.1.2 External Crystal/Resonator or Clock Input

There are three possible clock source options of external clock sources – 2 MHz to 16 MHz high-speed crystal/resonator (HXT), 32.768 kHz low-speed crystal/resonator (LXT), and the external clock input (ECLK) through XIN pin. They are exclusively enabled by giving proper EXTEN[1:0] (CKEN[7:6]) value. User can change OSC[2:0] value as [0,1,0] to select the enabled external clock source as the system clock. When HXT or LXT is used as the system clock, XIN and XOUT are the input and output, respectively, of an internal inverting amplifier. A crystal or resonator should be connected between XIN and XOUT pins. When enabling and selecting ECLK as the system clock source, the system clock is supplied via the XIN pin. The common application is to drive XIN with an active oscillator or clocks from another host device. When ECLK is selected, XOUT pin automatically switches as a general purpose I/O P3.3. The I/O output mode of P3.5 can be selected by configuring P3M1 and P3M2 registers. Be aware that user should never feed any clock signal larger than voltage 1.8V to XIN when LXT mode is selected; otherwise, it may break the device. Always use ECLK mode when the external clock input is required.

23.2 System Clock Switching

The N76E616 supports clock source switching on-the-fly by controlling CKSWT and CKEN registers via software. It provides a wide flexibility in application. Note that these SFRs are writing TA protected for precaution. With this clock source control, the clock source can be switched between the external clock source and the internal oscillator, even between the high-speed and low-speed internal oscillator. However, during clock source switching, the device requires some amount of warm-up period for an original disabled clock source. Therefore, use should follow steps below to ensure a complete clock source switching. User can enable the target clock source by writing proper value into CKEN register, wait for the clock source stable by polling its status bit in CKSWT register, and switch to the target clock source by changing OSC[2:0]. After these steps, the clock source switching is successful and then user can also disable the original clock source if power consumption is concerned. Note that if not following the steps above, the hardware will take certain actions to deal with such illegal operations as follows.

1. If user tries to disable the current clock source by changing CKEN value, the device will ignore this action. The system clock will remain the original one and CKEN will remain the original value.

2. If user tries to switch the system clock source to a disabled one by changing OSC[2:0] value, OSC[2:0] value will be updated right away. But the system clock will remain the original one and CKSWTF (CLKEN.0) flag will be set by hardware.

3. Once user switches the system clock source to an enabled but still instable one, the hardware will wait for stabilization of the target clock source and then switch to it in the background. During this waiting period, the device will continue executing the program with the original clock source and CKSWTF will be set as 1. After the stable flag of the target clock source (see CKSWT[7:5] and CKSWT.3) is set and the clock source switches successfully, CKSWTF will be cleared as 0 automatically by hardware.

Here is an illustration of switching the clock source from HIRC source to HXT.

```
       MOV    TA,#0AAh                  ;TA protection
       MOV    TA,#55h                   ;
       ORL    CKEN,#10000000b           ;Enable the HXT

;******Polling can be ignored if not disabling the original clock source******
Polling_HXT_stable:                     ;Waiting for the HXT stable
       MOV    A,CKSWT
       JNB    ACC.7, Polling_HXT_stable
;*******************************************************************************

       MOV    TA,#0AAh                  ;TA protection
       MOV    TA,#55h                   ;
       MOV    CKSWT,#02h                ;switch the clock source to the HXT

;******Disable the original HIRC clock source, for example******
       MOV    TA,#0AAh                  ;TA protection
       MOV    TA,#55h                   ;
       ANL    CKEN,#11011111b           ;Disable the IHRC
;*************************************************************
```

CKSWT – Clock Switch (TA protected)

7	6	5	4	3	2	1	0
HXTST	LXTST	HIRCST	-	ECLKST	OSC[2:0]		
R	R	R	-	R	W		

Address: 96H Reset value: 0011 0000b

Bit	Name	Description
7	HXTST	**HXT status** 0 = HXT is instable or disabled. 1 = HXT is enabled and stable.
6	LXTST	**LXT status** 0 = LXT is instable or disabled. 1 = LXT is enabled and stable.
5	HIRCST	**HIRC status** 0 = HIRC is instable or disabled. 1 = HIRC is enabled and stable.

Bit	Name	Description
4	-	**Reserved**
3	ECLKST	**ECLK status** 0 = ECLK is instable or disabled. 1 = ECLK is enabled and stable.
2:0	OSC[2:0]	**Oscillator selection bits** This field selects the system clock source. 000 = HIRC. 010 = External clock source according to EXTEN[1:0] (CKEN[7:6]) setting. 100 = LIRC. Others = Reserved. Note that this field is write only. The read back value of this field may not correspond to the present system clock source.

CKEN – Clock Enable (TA protected)

7	6	5	4	3	2	1	0
EXTEN[1:0]		HIRCEN	-	-	-	-	CKSWTF
R/W		R/W	-	-	-	-	R

Address: 97H Reset value: 0011 0000b

Bit	Name	Description
7:6	EXTEN[1:0]	**External clock source enable** This field enables one of the external clock sources. It also selects the enabled external clock as the system clock source once OSC[2:0] is [0,1,0]. 00 = None of the external clock sources is enabled. P3.2 and P3.3 work as general purpose I/O. 01 = LXT Enabled. 10 = HXT Enabled. 11 = ECLK Enabled.
5	HIRCEN	**HIRC enable** 0 = HIRC Disabled. 1 = HIRC Enabled. Note that once IAP is enabled by setting IAPEN (CHPCON.0), the HIRC will be enabled automatically. The hardware will also set HIRCEN and HIRCST bits. After IAPEN is cleared, HIRCEN and EHRCST resume the original values.
4:1	-	**Reserved**
0	CKSWTF	**Clock switch fault flag** 0 = The previous system clock source switch was successful. 1 = User tried to switch to an instable or disabled clock source at the previous system clock source switch. If switching to an instable clock source, this bit remains 1 until the clock source is stable and switching is successful.

23.3 System Clock Divider

The oscillator frequency (F_{OSC}) can be divided down, by an integer, up to 1/510 by configuring a dividing register, CKDIV, to provide the system clock (F_{SYS}). This feature makes it possible to temporarily run the MCU at a lower rate, reducing power consumption. By dividing the clock, the MCU can retain the ability to respond to events other than those that can cause interrupts (i.e. events that allow exiting the Idle mode) by executing its normal program at a lower rate. This can often result in lower power consumption than in Idle mode. This can allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The program may change the value of CKDIV at any time without interrupting code execution.

CKDIV – Clock Divider

7	6	5	4	3	2	1	0
CKDIV[7:0]							
R/W							

Address: 95H Reset value: 0000 0000b

Bit	Name	Description
7:0	CKDIV[7:0]	**Clock divider** The system clock frequency F_{SYS} follows the equation below according to CKDIV value. $F_{SYS} = F_{OSC}$, while CKDIV = 00H, and $F_{SYS} = \frac{F_{OSC}}{2 \times CKDIV}$, while CKDIV = 01H to FFH.

23.4 System Clock Output

The N76E616 provides a CLO pin (P0.7) that outputs the system clock. Its frequency is the same as F_{SYS}. The output enable bit is CLOEN (P3M2.7). CLO output stops when device is put in its Power-down mode because the system clock is turned off. Note that when noise problem or power consumption is important issue, user had better not enable CLO output.

P3M2 – Port 3 Mode Select 2

7	6	5	4	3	2	1	0
CLOEN	P36UP	P3M2.5	P3M2.4	P3M2.3	P3M2.2	P3M2.1	P3M2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: ADH, Page: 0 Reset value: 0000 0000b

Bit	Name	Description
7	CLOEN	**System clock output enable** 0 = System clock output Disabled. 1 = System clock output Enabled from CLO pin (P0.7).

24. POWER MONITORING

To prevent incorrect execution during power up and power drop, The N76E616 provide two power monitor functions, power-on detection and brown-out detection.

24.1 Power-On Reset (POR)

The power-on detection function is designed for detecting power up after power voltage reaches to a level where system can work. After power-on detected, the POF (PCON.4) will be set 1 to indicate a cold reset, a power-on reset complete. The POF flag can be cleared via software.

PCON – Power Control

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Address: 87H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
4	POF	**Power-on reset flag** This bit will be set as 1 after a power-on reset. It indicates a cold reset, a power cycle reset complete. This bit remains its value after any other resets. This flag is recommended to be cleared via software.

24.2 Brown-Out Detection (BOD)

The other power monitoring function brown-out detection (BOD) circuit is used for monitoring the V_{DD} level during execution. There are four selectable brown-out trigger levels available for wide voltage applications. These four nominal levels are 2.2V, 2.7V, 3.8V, and 4.3V selected via setting CBOV[1:0] (CONFIG2[5:4]). BOD level can also be changed by setting BOV[1:0] (BODCON0[5:4]) after power-on. When V_{DD} drops to the selected brown-out trigger level (V_{BOD}), the BOD logic will either reset the MCU or request a brown-out interrupt. User may decide to being reset or generating a brown-out interrupt according to different applications. V_{BOD} also can be set by software after power-on. Note that BOD output is not available until 2 to 3 LIRC clocks after software enabling.

The BOD will request the interrupt while V_{DD} drops below V_{BOD} while BORST (BODCON0.2) is 0. In this case, BOF (BODCON0.3) will be set as 1. After user cleared this flag whereas V_{DD} remains below V_{BOD}, BOF will not set again. BOF just acknowledge user a power drop occurs. The BOF will also be set as 1 after V_{DD} goes higher than V_{BOD} to indicate a power resuming. The BOD circuit provides an useful status indicator BOS (BODCON0.0), which is helpful to tell a brown-out event or power resuming event occurrence. If the BORST bit is set as 1, this will enable brown-out reset function. After a brown-out reset, BORF (BODCON0.1) will be set as 1 via hardware. It will not be altered by reset other than power-on. This bit can be cleared via software. Note that all bits in BODCON0 are writing protected by timed access (TA).

The N76E616 provides low power BOD mode for saving current consumption and remaining BOD functionality with limited detection response. By setting LPBOD[1:0] (BODCON1[2:1]), the BOD circuit can be periodically enabled to sense the power voltage nominally every 1.6 ms, 6.4 ms, or 25.6 ms. It saves much power but also provides low-speed power voltage sensing. Note that the hysteresis feature will disappear in low power BOD mode.

For a noise sensitive system, the N76E616 has a BOD filter, which filters the power noise to avoid BOD event triggering unconsciously. The BOD filter is enabled by default and can be disabled by setting BODFLT (BODCON1.0) as 0 if user requires a rapid BOD response. The minimum brown-out detect pulse width is listed in Table 24–2.



Figure 24.1. Brown-out Detection Block Diagram

CONFIG2

7	6	5	4	3	2	1	0
CBODEN	-	CBOV[1:0]		BOIAP	CBORST	-	-
R/W	-	R/W		R/W	R/W	-	-

Factory default value: 1111 1111b

Bit	Name	Description
7	CBODEN	**CONFIG brown-out detect enable** 1 = Brown-out detection circuit ON. 0 = Brown-out detection circuit OFF.
6	-	**Reserved**
5:4	CBOV[1:0]	**CONFIG brown-out voltage select** 11 = V_{BOD} is 2.2V. 10 = V_{BOD} is 2.7V. 01 = V_{BOD} is 3.8V. 00 = V_{BOD} is 4.3V.
2	CBORST	**CONFIG brown-out reset enable** This bit decides whether a brown-out reset is caused by a power drop below V_{BOD}. 1 = Brown-out reset Enabled. 0 = Brown-out reset Disabled.

BODCON0 – Brown-out Detection Control 0 (TA protected)

7	6	5	4	3	2	1	0
BODEN[1]	-	BOV[1:0][1]		BOF[2]	BORST[1]	BORF	BOS
R/W	-	R/W		R/W	R/W	R/W	R

Address: A3H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
7	BODEN	**Brown-out detection enable** 0 = Brown-out detection circuit OFF. 1 = Brown-out detection circuit ON. Note that BOD output is not available until 2 to 3 LIRC clocks after enabling.
6	-	**Reserved**
5:4	BOV[1:0]	**Brown-out voltage select** 00 = V_{BOD} is 4.3V. 01 = V_{BOD} is 3.8V. 10 = V_{BOD} is 2.7V. 11 = V_{BOD} is 2.2V.
3	BOF	**Brown-out interrupt flag** This flag will be set as logic 1 via hardware after a V_{DD} dropping below or rising above V_{BOD} event occurs. If both EBOD (EIE.2) and EA (IE.7) are set, a brown-out interrupt requirement will be generated. This bit should be cleared via software.
2	BORST	**Brown-out reset enable** This bit decides whether a brown-out reset is caused by a power drop below V_{BOD}. 0 = Brown-out reset when V_{DD} drops below V_{BOD} Disabled. 1 = Brown-out reset when V_{DD} drops below V_{BOD} Enabled.
1	BORF	**Brown-out reset flag** When the MCU is reset by brown-out event, this bit will be set via hardware. This flag is recommended to be cleared via software.
0	BOS	**Brown-out status** This bit indicates the V_{DD} voltage level comparing with V_{BOD} while BOD circuit is enabled. It keeps 0 if BOD is not enabled. 0 = V_{DD} voltage level is higher than V_{BOD} or BOD is disabled. 1 = V_{DD} voltage level is lower than V_{BOD}. Note that this bit is read-only.

[1] BODEN, BOV[1:0], and BORST are initialized by being directly loaded from CONFIG0 bit 7, bit 5 to 4, and bit 2 after all resets.

[2] BOF reset value depends on different setting of CONFIG2 and V_{DD} voltage level. Please check Table 24–1.

Table 24–1. BOF Reset Value

CBODEN (CONFIG2.7)	CBORST (CONFIG2.2)	V_{DD} Level	BOF
1	1	> V_{BOD} always	0
1	0	< V_{BOD}	1
1	0	> V_{BOD}	0
0	X	X	0

BODCON1 – Brown-out Detection Control 1 (TA protected)

7	6	5	4	3	2	1	0
-	-	-	-	-	LPBOD[1:0]		BODFLT
-	-	-	-	-	R/W		R/W

Address: ABH Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
7:3	-	**Reserved**
2:1	LPBOD[1:0]	**Low power BOD enable** 00 = BOD normal mode. BOD circuit is always enabled. 01 = BOD low power mode 1 by turning on BOD circuit every 1.6 ms periodically. 10 = BOD low power mode 2 by turning on BOD circuit every 6.4 ms periodically. 11 = BOD low power mode 3 by turning on BOD circuit every 25.6 ms periodically.
0	BODFLT	**BOD filter control** BOD has a filter which counts 32 clocks of F_{SYS} to filter the power noise when MCU runs with HIRC, HXT, or ECLK as the system clock and BOD does not operates in its low power mode (LPBOD[1:0] = [0, 0]). In other conditions, the filter counts 2 clocks of LIRC. Note that when CPU is halted in Power-down mode. The BOD output is permanently filtered by 2 clocks of LIRC. The BOD filter avoids the power noise to trigger BOD event. This bit controls BOD filter enabled or disabled. 0 = BOD filter Disabled. 1 = BOD filter Enabled. (Power-on reset default value.)

Table 24–2. Minimum Brown-out Detect Pulse Width

BODFLT (BODCON1.1)	BOD Operation Mode	System Clock Source	Minimum Brown-out Detect Pulse Width
0	Normal mode (LPBOD[1:0] = [0,0])	Any clock source	Typ. 1μs
	Low power mode 1 (LPBOD[1:0] = [0,1])	Any clock source	16 ($1/F_{LIRC}$)
	Low power mode 2 (LPBOD[1:0] = [1,0])	Any clock source	64 ($1/F_{LIRC}$)
	Low power mode 3 (LPBOD[1:0] = [1,1])	Any clock source	256 ($1/F_{LIRC}$)
1	Normal mode (LPBOD[1:0] = [0,0])	HIRC/HXT/ECLK	Normal operation: 32 ($1/F_{SYS}$) Idle mode: 32 ($1/F_{SYS}$) Power-down mode: 2 ($1/F_{LIRC}$)
		LIRC/LXT	2 ($1/F_{LIRC}$)
	Low power mode 1 (LPBOD[1:0] = [0,1])	Any clock source	18 ($1/F_{LIRC}$)
	Low power mode 2 (LPBOD[1:0] = [1,0])	Any clock source	66 ($1/F_{LIRC}$)
	Low power mode 3 (LPBOD[1:0] = [1,1])	Any clock source	258 ($1/F_{LIRC}$)

25. RESET

The N76E616 has several options to place device in reset condition. It also offers the software flags to indicate the source, which causes a reset. In general, most SFRs go to their Reset value irrespective of the reset condition, but there are several reset source indicating flags whose state depends on the source of reset. User can read back these flags to determine the cause of reset using software. There are five ways of putting the device into reset state. They are power-on reset, brown-out reset, external reset, WDT reset, and software reset.

25.1 Power-On Reset

The N76E616 incorporates an internal power-on reset. During a power-on process of rising power supply voltage V_{DD}, the power-on reset will hold the MCU in reset mode when V_{DD} is lower than the voltage reference threshold. This design makes CPU not access program flash while the V_{DD} is not adequate performing the flash reading. If an undetermined operating code is read from the program flash and executed, this will put CPU and even the whole system in to an erroneous state. After a while, V_{DD} rises above the threshold where the system can work, the selected oscillator will start and then program code will executes from 0000H. At the same time, a power-on flag POF (PCON.4) will be set 1 to indicate a cold reset, a power cycle reset complete. Note that the contents of internal RAM will be undetermined after a power-on. It is recommended that user give initial values for the RAM block.

The POF is recommended to be cleared to 0 via software to check if a cold reset or a warm reset performed after the next reset occurs. If a cold reset caused by power off and on, POF will be set 1 again. If the reset is a warm reset caused by other reset sources, POF will remain 0. User may take a different course to check other reset flags and deal with the warm reset event.

PCON – Power Control

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Address: 87H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
4	POF	**Power-on reset flag** This bit will be set as 1 after a power-on reset. It indicates a cold reset, a power cycle reset complete. This bit remains its value after any other resets. It is recommended that the flag be cleared via software.

25.2 Brown-Out Reset

The brown-out detection circuit is used for monitoring the V_{DD} level during execution. When V_{DD} drops to the selected brown-out trigger level (V_{BOD}), the brown-out detection logic will reset the MCU if BORST (BODCON0.2) setting 1. After a brown-out reset, BORF (BODCON0.1) will be set as 1 via hardware. BORF

will not be altered by any reset other than a power-on reset or brown-out reset itself. This bit can be cleared via software.

BODCON0 – Brown-out Detection Control 0 (TA protected)

7	6	5	4	3	2	1	0
BODEN	-	BOV[1:0]		BOF	BORST	BORF	BOS
R/W	-	R/W		R/W	R/W	R/W	R

Address: A3H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
1	BORF	**Brown-out reset flag** When the MCU is reset by brown-out event, this bit will be set via hardware. This flag is recommended to be cleared via software.

25.3 External Reset

The external reset pin $\overline{\text{RST}}$ is an input with a Schmitt trigger. An external reset is accomplished by holding the $\overline{\text{RST}}$ pin low for at least 24 system clock cycles to ensure detection of a valid hardware reset signal. The reset circuitry then synchronously applies the internal reset signal. Thus, the reset is a synchronous operation and requires the clock to be running to cause an external reset.

Once the device is in reset condition, it will remain as long as $\overline{\text{RST}}$ pin is low. After the $\overline{\text{RST}}$ high is removed, the MCU will exit the reset state and begin code executing from address 0000H. If an external reset applies while CPU is in Power-down mode, the way to trigger a hardware reset is slightly different. Since the Power-down mode stops system clock, the reset signal will asynchronously cause the system clock resuming. After the system clock is stable, MCU will enter the reset state.

There is a RSTPINF (AUXR1.6) flag, which indicates an external reset took place. After the external reset, this bit will be set as 1 via hardware. RSTPINF will not change after any reset other than a power-on reset or the external reset itself. This bit can be cleared via software.

AUXR1 – Auxiliary Register 1

7	6	5	4	3	2	1	0
SWRF	RSTPINF	T1LXTM	T0LXTM	GF2	-	0	DPS
R/W	R/W	R/W	R/W	R/W	-	R	R/W

Address: A2H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
6	RSTPINF	**External reset flag** When the MCU is reset by the external reset, this bit will be set via hardware. It is recommended that the flag be cleared via software.

25.4 Watchdog Timer Reset

The WDT is a free running timer with programmable time-out intervals and a dedicated internal clock source. User can clear the WDT at any time, causing it to restart the counter. When the selected time-out occurs but no software response taking place for a while, the WDT will reset the system directly and CPU will begin execution from 0000H.

Once a reset due to WDT occurs, the WDT reset flag WDTRF (WDCON.3) will be set. This bit keeps unchanged after any reset other than a power-on reset or WDT reset itself. User can clear WDTRF via software.

WDCON – Watchdog Timer Control (TA protected)

7	6	5	4	3	2	1	0
WDTEN	WDCLR	WDTF	WIDPD	WDTRF	WDPS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Address: AAH Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
3	WDTRF	**WDT reset flag** When the MCU is reset by WDT time-out event, this bit will be set via hardware. It is recommended that the flag be cleared via software.

25.5 Software Reset

The N76E616 provides a software reset, which allows the software to reset the whole system just similar to an external reset, initializing the MCU as it reset state. The software reset is quite useful in the end of an ISP progress. For example, if an ISP of Boot Code updating User Code finishes, a software reset can be asserted to re-boot CPU to execute new User Code immediately. Writing 1 to SWRST (CHPCON.7) will trigger a software reset. Note that this bit is writing TA protection. The instruction that sets the SWRST bit is the last instruction that will be executed before the device reset. See demo code below.

If a software reset occurs, SWRF (AUXR.7) will be automatically set by hardware. User can check it as the reset source indicator. SWRF keeps unchanged after any reset other than a power-on reset or software reset itself. SWRF can be cleared via software.

CHPCON – Chip Control (TA protected)

7	6	5	4	3	2	1	0
SWRST	IAPFF	-	-	-	-	BS	IAPEN
W	R/W	-	-	-	-	R/W	R/W

Address: 9FH Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
7	SWRST	**Software reset** To set this bit as logic 1 will cause a software reset. It will automatically be cleared via hardware after reset is finished.

AUXR1 – Auxiliary Register 1

7	6	5	4	3	2	1	0
SWRF	RSTPINF	T1LXTM	T0LXTM	GF2	-	0	DPS
R/W	R/W	R/W	R/W	R/W	-	R	R/W

Address: A2H Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
7	SWRF	**Software reset flag** When the MCU is reset via software reset, this bit will be set via hardware. It is recommended that the flag be cleared via software.

The software demo code is listed below.

```
ANL    AUXR1,#01111111b    ;software reset flag clear
...
...
CLR    EA
MOV    TA,#0AAh
MOV    TA,#55h
ORL    CHPCON,#10000000b   ;software reset
```

25.6 Boot Select

The N76E616 provides user a flexible boot selection for variant application. The SFR bit BS in CHPCON.1 determines MCU booting from APROM or LDROM after any source of reset. If reset occurs and BS is 0, MCU will reboot from address 0000H of APROM. Else, the CPU will reboot from address 0000H of LDROM. Note that BS is loaded from the inverted value of CBS bit in CONFIG0.7 after all resets except software reset.



Figure 25.1. Boot Selecting Diagram

CONFIG0

7	6	5	4	3	2	1	0
CBS	-	-	OCDEN	-	RPD	LOCK	-
R/W	-	-	R/W	-	R/W	R/W	-

Factory default value: 1111 1111b

Bit	Name	Description
7	CBS	**CONFIG boot select** This bit defines from which block that MCU re-boots after resets except software reset. 1 = MCU will re-boot from APROM after resets except software reset. 0 = MCU will re-boot from LDROM after resets except software reset.

CHPCON – Chip Control (TA protected)

7	6	5	4	3	2	1	0
SWRST	IAPFF	-	-	-	-	BS[1]	IAPEN
W	R/W	-	-	-	-	R/W	R/W

Address: 9FH Reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
1	BS	**Boot select** This bit defines from which block that MCU re-boots after all resets. 0 = MCU will re-boot from APROM after all resets. 1 = MCU will re-boot from LDROM after all resets.

[1] BS is initialized by being loaded from the inverted value of CBS bit in CONFIG0.7 after resets except software reset. It keeps unchanged after software reset.

After the MCU is released from all reset state, the hardware will always check the BS bit instead of the CBS bit to determine from which block that the device reboots.

25.7 Reset State

The reset state besides power-on reset does not affect the on-chip RAM. The data in the RAM will be preserved during the reset. After the power-on reset the RAM contents will be indeterminate.

After a reset, most of SFRs go to their initial values except bits, which are affected by different reset events. See the notes of Table 6–2. SFR Definitions and Reset Values. The Program Counter is forced to 0000H and held as long as the reset condition is applied. Note that the Stack Pointer is also reset to 07H and thus the stack contents may be effectively lost during the reset event even though the RAM contents are not altered.

After a reset, all peripherals and interrupts are disabled. The I/O port latches resumes FFH and I/O mode input-only.

26. AUXILIARY FEATURES

26.1 Dual DPTRs

The original 8051 contains one DPTR (data pointer) only. With single DPTR, it is difficult to move data form one address to another with wasting code size and low performance. The N76E616 provides two data pointers. Thus, software can load both a source and a destination address when doing a block move. Once loading, the software simply switches between DPTR and DPTR1 by the active data pointer selection DPS (AUXR1.0) bit.

An example of 64 bytes block move with dual DPTRs is illustrated below. By giving source and destination addresses in data pointers and activating cyclic makes block RAM data move more simple and efficient than only one DPTR. The `INC AUXR1` instruction is the shortest (2 bytes) instruction to accomplish DPTR toggling rather than `ORL` or `ANL`. For AUXR1.1 contains a hard-wired 0, it allows toggling of the DPS bit by incrementing AUXR1 without interfering with other bits in the register.

```
        MOV     R0,#64              ;number of bytes to move
        MOV     DPTR,#D_Addr        ;load destination address
        INC     AUXR1               ;change active DPTR
        MOV     DPTR,#S_Addr        ;load source address
LOOP:
        MOVX    A,@DPTR             ;read source data byte
        INC     AUXR1               ;change DPTR to destination
        MOVX    @DPTR,A             ;write data to destination
        INC     DPTR                ;next destination address
        INC     AUXR1               ;change DPTR to source
        INC     DPTR                ;next source address
        DJNZ    R0,LOOP
        INC     AUXR1               ;(optional) restore DPS
```

AUXR1 also contains a general-purpose flag GF2 in its bit 3 that can be set or cleared by the user via software.

DPL – Data Pointer Low Byte

7	6	5	4	3	2	1	0
DPL[7:0]							
R/W							

Address: 82H reset value: 0000 0000b

Bit	Name	Description
7:0	DPL[7:0]	**Data pointer low byte** This is the low byte of 16-bit data pointer. DPL combined with DPH serve as a 16-bit data pointer DPTR to address non-scratch-pad memory or Program Memory. DPS (DPS.0) bit decides which data pointer, DPTR or DPTR1, is activated.

DPH – Data Pointer High Byte

7	6	5	4	3	2	1	0
DPH[7:0]							
R/W							

Address: 83H reset value: 0000 0000b

Bit	Name	Description
7:0	DPH[7:0]	**Data pointer high byte** This is the high byte of 16-bit data pointer. DPH combined with DPL serve as a 16-bit data pointer DPTR to address non-scratch-pad memory or Program Memory. DPS (DPS.0) bit decides which data pointer, DPTR or DPTR1, is activated.

AUXR1 – Auxiliary Register 1

7	6	5	4	3	2	1	0
SWRF	RSTPINF	T1LXTM	T0LXTM	GF2	-	0	DPS
R/W	R/W	R/W	R/W	R/W	-	R	R/W

Address: A2H reset value: see Table 6–2. SFR Definitions and Reset Values

Bit	Name	Description
3	GF2	**General purpose flag 2** The general-purpose flag that can be set or cleared by the user via software.
1	0	**Reserved** This bit is always read as 0.
0	DPS	**Data pointer select** 0 = Data pointer 0 (DPTR) is active by default. 1 = Data pointer 1 (DPTR1) is active. After DPS switches the activated data pointer, the previous inactivated data pointer remains its original value unchanged.

26.2 96-Bit Unique Code

Before shipping out, each N76E616 chip was factory pre-programmed with a 96-bit width serial number, which is guaranteed to be unique. The serial number is called Unique Code. The user can read the Unique Code only by IAP command. Please see Section 21.1 “IAP Commands” on page 134.

27. ON-CHIP-DEBUGGER (OCD)

27.1 Functional Description

The N76E616 is embedded in an on-chip-debugger (OCD) providing developers with a low cost method for debugging user code, which is available on each package. The OCD gives debug capability of complete program flow control with eight hardware address breakpoints, single step, free running, and non-intrusive commands for memory access. The OCD system does not occupy any locations in the memory map and does not share any on-chip peripherals.

When the OCDEN (CONFIG0.4) is programmed as 0 and LOCK (CONFIG0.1) remains un-programmed as 1, the OCD is activated. The OCD cannot operate if chip is locked. The OCD system uses a two-wire serial interface, OCDDA and OCDCK, to establish communication between the target device and the controlling debugger host. OCDDA is an input/output pin for debug data transfer and OCDCK is an input pin for synchronization with OCDDA data. The P3.6/$\overline{\text{RST}}$ pin is also necessary for OCD mode entry and exit. The N76E616 supports OCD with Flash Memory control path by ICP writer mode, which shares the same three pins of OCD interface.

The N76E616 uses OCDDA, OCDCK, and P3.6/$\overline{\text{RST}}$ pins to interface with the OCD system. When designing a system where OCD will be used, the following restrictions must be considered for correct operation:

1. If P3.6/$\overline{\text{RST}}$ is configured as external reset pin, it cannot be connected directly to V_{DD} and all external reset devices must be disconnected.

2. If P3.6/$\overline{\text{RST}}$ is configured as input pin P3.6, any external input source must be isolated.

3. Any external component connected on OCDDA and OCDCK must be isolated.

27.2 Limitation of OCD

The N76E616 is a fully-featured microcontroller that multiplexes several functions on its limited I/O pins. Some device functionality must be sacrificed to provide resources for OCD system. The OCD has the following limitations:

1. The P3.6/$\overline{\text{RST}}$ pin needs to be used for OCD mode selection. Therefore, neither P3.6 input nor an external reset source can be emulated.

2. The OCDDA pin is physically located on the same pin as P3.4. Therefore, neither its I/O function nor shared multi-functions can be emulated.

3. The OCDCK pin is physically located on the same pin as P3.5. Therefore, neither its I/O function nor shared multi-functions can be emulated.

4. When the system is in Idle or Power-down mode, it is invalid to perform any accesses because parts of the device may not be clocked. A read access could return garbage or a write access might not succeed.

5. HIRC cannot be turned off because OCD uses this clock to monitor its internal status. The instruction that turns off HIRC affects nothing if executing under debug mode. When CPU enters its Power-down mode under debug mode, HIRC keeps turning on.

The N76E616 OCD system has another limitation that non-intrusive commands cannot be executed at any time while the user's program is running. Non-intrusive commands allow a user to access MCU memory locations, status or control registers with the debug controller. A reading or writing memory or control register space is allowed only when MCU is under halt condition after a matching of the hardware address breakpoint or a single step running.

CONFIG0

7	6	5	4	3	2	1	0
CBS	-	-	OCDEN	-	RPD	LOCK	-
R/W	-	-	R/W	-	R/W	R/W	-

Factory default value: 1111 1111b

Bit	Name	Description
4	OCDEN	**OCD enable** 1 = OCD Disabled. 0 = OCD Enabled.

28. IN-CIRCUIT-PROGRAMMING (ICP)

The Flash Memory can be programmed by “In-Circuit-Programming” (ICP). In general, hardware-programming mode uses gang-writers to reduce programming costs and time to market while the products enter the mass production state. However, if the product is just under development or the end product needs firmware updating in the hand of an end customer, the hardware programming mode will make repeated programming difficult and inconvenient. ICP method makes it easy and possible without removing the microcontroller from the system. ICP mode also allows customers to manufacture circuit boards with un-programmed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a customized firmware.

There are three signal pins, $\overline{\text{RST}}$, ICPDA, and ICPCK, involved in ICP function. $\overline{\text{RST}}$ is used to enter or exit ICP mode. ICPDA is the data input and output pin. ICPCK is the clock input pin, which synchronizes the data shifted in to or out from MCU under programming. User should leave these three pins plus VDD and GND pins on the circuit board to make ICP possible.

Nuvoton provides ICP tool for N76E616, which enables user to easily perform ICP through Nuvoton ICP programmer. The ICP programmer developed by Nuvoton has been optimized according to the electric characteristics of MCU. It also satisfies the stability and efficiency during production progress. For more details, please visit Nuvoton 8-bit Microcontroller website: Nuvoton 80C51 Microcontroller Technical Support.

29. CONFIG BYTES

The N76E616 has several hardware configuration bytes, called CONFIG, those are used to configure the hardware options such as the security bits, system clock source, and so on. These hardware options can be re-configured through the parallel Writer, In-Circuit-Programming (ICP), or In-Application-Programming (IAP). Several functions, which are defined by certain CONFIG bits, are also available to be re-configured by SFR. Therefore, there is a need to load such CONFIG bits into respective SFR bits. Such loading will occur after resets. These SFR bits can be continuously controlled via user's software.

CONFIG bits marked as '-' should always keep un-programmed.

CONFIG0

7	6	5	4	3	2	1	0
CBS	-	-	OCDEN	-	RPD	LOCK	-
R/W	-	-	R/W	-	R/W	R/W	-

Factory default value: 1111 1111b

Bit	Name	Description
7	CBS	**CONFIG boot select** This bit defines from which block that MCU re-boots after resets except software reset. 1 = MCU will re-boot from APROM after resets except software reset. 0 = MCU will re-boot from LDROM after resets except software reset.
6:5	-	**Reserved**
4	OCDEN	**OCD enable** 1 = OCD Disabled. 0 = OCD Enabled.
3	-	**Reserved**
2	RPD	**Reset pin disable** 1 = The reset function of P3.6/$\overline{\text{RST}}$ pin Enabled. P3.6/$\overline{\text{RST}}$ functions as the external reset pin. 0 = The reset function of P3.6/$\overline{\text{RST}}$ pin Disabled. P3.6/$\overline{\text{RST}}$ functions as an input-only pin P3.6.
1	LOCK	**Chip lock enable** 1 = Chip is unlocked. Flash Memory is not locked. Their contents can be read out through a parallel Writer/ICP programmer. 0 = Chip is locked. Whole Flash Memory is locked. Their contents read through a parallel Writer or ICP programmer will be all blank (FFH). Programming to Flash Memory is invalid. Note that CONFIG bytes are always unlocked and can be read. Hence, once the chip is locked, the CONFIG bytes cannot be erased or programmed individually. The only way to disable chip lock is execute "Whole Chip Erase". However, all data within the Flash Memory and CONFIG bits will be erased when this procedure is executed. If the chip is locked, it does not alter the IAP function.



Figure 29.1. CONFIG0 Any Reset Reloading

CONFIG1

7	6	5	4	3	2	1	0
-	-	-	-	-	LDSIZE[2:0]		
-	-	-	-	-	R/W		

Factory default value: 1111 1111b

Bit	Name	Description
2:0	LDSIZE[2:0]	**LDROM size select** This field selects the size of LDROM. 111 = No LDROM. APROM is 18K Bytes. 110 = LDROM is 1K Bytes. APROM is 17K Bytes. 101 = LDROM is 2K Bytes. APROM is 16K Bytes. 100 = LDROM is 3K Bytes. APROM is 15K Bytes. 0xx = LDROM is 4K Bytes. APROM is 14K Bytes.

CONFIG2

7	6	5	4	3	2	1	0
CBODEN	-	CBOV[1:0]		BOIAP	CBORST	-	-
R/W	-	R/W		R/W	R/W	-	-

Factory default value: 1111 1111b

Bit	Name	Description
7	CBODEN	**CONFIG brown-out detect enable** 1 = Brown-out detection circuit on. 0 = Brown-out detection circuit off.
6	-	**Reserved**
5:4	CBOV[1:0]	**CONFIG brown-out voltage select** 11 = V_{BOD} is 2.2V. 10 = V_{BOD} is 2.7V. 01 = V_{BOD} is 3.8V. 00 = V_{BOD} is 4.3V.
3	BOIAP	**Brown-out inhibiting IAP** This bit decides whether IAP erasing or programming is inhibited by brown-out status. This bit is valid only when brown-out detection is enabled. 1 = IAP erasing or programming is inhibited if V_{DD} is lower than V_{BOD}. 0 = IAP erasing or programming is allowed under any workable V_{DD}.
2	CBORST	**CONFIG brown-out reset enable** This bit decides whether a brown-out reset is caused by a power drop below V_{BOD}. 1 = Brown-out reset Enabled. 0 = Brown-out reset Disabled.



Figure 29.2. CONFIG2 Power-On Reset Reloading

CONFIG4

7	6	5	4	3	2	1	0
WDTEN[3:0]				-	-	-	-
R/W				-	-	-	-

Factory default value: 1111 1111b

Bit	Name	Description
7:4	WDTEN[3:0]	**WDT enable** This field configures the WDT behavior after MCU execution. 1111 = WDT is Disabled. WDT can be used as a general-purpose timer via software control. 0101 = WDT is Enabled as a time-out reset timer and it stops running during Idle or Power-down mode. Others = WDT is Enabled as a time-out reset timer and it keeps running during Idle or Power-down mode.
3:0	-	**Reserved**

30. INSTRUCTION SET

The N76E616 executes all the instructions of the standard 80C51 family fully compatible with MCS-51. However, the timing of each instruction is different for it uses high performance 1T 8051 core. The architecture eliminates redundant bus states and implements parallel execution of fetching, decode, and execution phases. The N76E616 uses one clock per machine-cycle. It leads to performance improvement of rate 8.1 (in terms of MIPS) with respect to traditional 12T 80C81 device working at the same clock frequency. However, the real speed improvement seen in any system will depend on the instruction mix.

All instructions are coded within an 8-bit field called an OPCODE. This single byte should be fetched from Program Memory. The OPCODE is decoded by the CPU. It determines what action the CPU will take and whether more operation data is needed from memory. If no other data is needed, then only one byte was required. Thus, the instruction is called a one-byte instruction. In some cases, more data is needed, which is two or three byte instructions.

Table 30–1 lists all instructions for details. The note of the instruction set and addressing modes are shown below.

Rn (n = 0~7)	Register R0 to R7 of the currently selected Register Bank.
direct	8-bit internal data location's address. It could be an internal data RAM location (00H to 7FH) or an SFR (80H to FFH).
@Ri (i = 0, 1)	8-bit internal data RAM location (00H to FFH) addressed indirectly through register R0 or R1.
#data	8-bit constant included in the instruction.
#data16	16-bit constant included in the instruction.
addr16	16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the Program Memory address space.
addr11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-Byte page of Program Memory as the first byte of the following instruction.
rel	Signed (2's complement) 8-bit offset Byte. Used by SJMP and all conditional branches. The range is -128 to +127 Bytes relative to first byte of the following instruction.
bit	Direct addressed bit in internal data RAM or SFR.

Table 30–1. Instruction Set for N76E616

Instruction		OPCODE	Bytes	Clock Cycles	N76E616 V.S. Tradition 80C51 Speed Ratio
NOP		00	1	1	12
ADD	A, Rn	28~2F	1	2	6
ADD	A, direct	25	2	3	4
ADD	A, @Ri	26, 27	1	4	3
ADD	A, #data	24	2	2	6
ADDC	A, Rn	38~3F	1	2	6
ADDC	A, direct	35	2	3	4
ADDC	A, @Ri	36, 37	1	4	3
ADDC	A, #data	34	2	2	6
SUBB	A, Rn	98~9F	1	2	6
SUBB	A, direct	95	2	3	4
SUBB	A, @Ri	96, 97	1	4	3
SUBB	A, #data	94	2	2	6
INC	A	04	1	1	12
INC	Rn	08~0F	1	3	4
INC	direct	05	2	4	3
INC	@Ri	06, 07	1	5	2.4
INC	DPTR	A3	1	1	24
DEC	A	14	1	1	12
DEC	Rn	18~1F	1	3	4
DEC	direct	15	2	4	3
DEC	@Ri	16, 17	1	5	2.4
MUL	AB	A4	1	4	12
DIV	AB	84	1	4	12
DA	A	D4	1	1	12
ANL	A, Rn	58~5F	1	2	6
ANL	A, direct	55	2	3	4
ANL	A, @Ri	56, 57	1	4	3
ANL	A, #data	54	2	2	6
ANL	direct, A	52	2	4	3
ANL	direct, #data	53	3	4	6
ORL	A, Rn	48~4F	1	2	6
ORL	A, direct	45	2	3	4
ORL	A, @Ri	46, 47	1	4	3
ORL	A, #data	44	2	2	6
ORL	direct, A	42	2	4	3
ORL	direct, #data	43	3	4	6
XRL	A, Rn	68~6F	1	2	6
XRL	A, direct	65	2	3	4
XRL	A, @Ri	66, 67	1	4	3
XRL	A, #data	64	2	2	6
XRL	direct, A	62	2	4	3

Table 30–1. Instruction Set for N76E616

Instruction		OPCODE	Bytes	Clock Cycles	N76E616 V.S. Tradition 80C51 Speed Ratio
XRL	direct, #data	63	3	4	6
CLR	A	E4	1	1	12
CPL	A	F4	1	1	12
RL	A	23	1	1	12
RLC	A	33	1	1	12
RR	A	03	1	1	12
RRC	A	13	1	1	12
SWAP	A	C4	1	1	12
MOV	A, Rn	E8~EF	1	1	12
MOV	A, direct	E5	2	3	4
MOV	A, @Ri	E6, E7	1	4	3
MOV	A, #data	74	2	2	6
MOV	Rn, A	F8~FF	1	1	12
MOV	Rn, direct	A8~AF	2	4	6
MOV	Rn, #data	78~7F	2	2	6
MOV	direct, A	F5	2	2	6
MOV	direct, Rn	88~8F	2	3	8
MOV	direct, direct	85	3	4	6
MOV	direct, @Ri	86, 87	2	5	4.8
MOV	direct, #data	75	3	3	8
MOV	@Ri, A	F6, F7	1	3	4
MOV	@Ri, direct	A6, A7	2	4	6
MOV	@Ri, #data	76, 77	2	3	6
MOV	DPTR, #data16	90	3	3	8
MOVC	A, @A+DPTR	93	1	4	6
MOVC	A, @A+PC	83	1	4	6
MOVX	A, @Ri[1]	E2, E3	1	5	4.8
MOVX	A, @DPTR[1]	E0	1	4	6
MOVX	@Ri, A[1]	F2, F3	1	6	4
MOVX	@DPTR, A[1]	F0	1	5	4.8
PUSH	direct	C0	2	4	6
POP	direct	D0	2	3	8
XCH	A, Rn	C8~CF	1	2	6
XCH	A, direct	C5	2	3	4
XCH	A, @Ri	C6, C7	1	4	3
XCHD	A, @Ri	D6, D7	1	5	2.4
CLR	C	C3	1	1	12
CLR	bit	C2	2	4	3
SETB	C	D3	1	1	12
SETB	bit	D2	2	4	3
CPL	C	B3	1	1	12
CPL	bit	B2	2	4	3

Table 30–1. Instruction Set for N76E616

Instruction		OPCODE	Bytes	Clock Cycles	N76E616 V.S. Tradition 80C51 Speed Ratio
ANL	C, bit	82	2	3	8
ANL	C, /bit	B0	2	3	8
ORL	C, bit	72	2	3	8
ORL	C, /bit	A0	2	3	8
MOV	C, bit	A2	2	3	4
MOV	bit, C	92	2	4	6
ACALL	addr11	11, 31, 51, 71, 91, B1, D1, F1[2]	2	4	6
LCALL	addr16	12	3	4	6
RET		22	1	5	4.8
RETI		32	1	5	4.8
AJMP	addr11	01, 21, 41, 61, 81, A1, C1, E1[3]	2	3	8
LJMP	addr16	02	3	4	6
SJMP	rel	80	2	3	8
JMP	@A+DPTR	73	1	3	8
JZ	rel	60	2	3	8
JNZ	rel	70	2	3	8
JC	rel	40	2	3	8
JNC	rel	50	2	3	8
JB	bit, rel	20	3	5	4.8
JNB	bit, rel	30	3	5	4.8
JBC	bit, rel	10	3	5	4.8
CJNE	A, direct, rel	B5	3	5	4.8
CJNE	A, #data, rel	B4	3	4	6
CJNE	Rn, #data, rel	B8~BF	3	4	6
CJNE	@Ri, #data, rel	B6, B7	3	6	4
DJNZ	Rn, rel	D8~DF	2	4	6
DJNZ	direct, rel	D5	3	5	4.8

[1] The N76E616 does not have external memory bus. MOVX instructions are used to access internal XRAM.

[2] The most three significant bits in the 11-bit address [A10:A8] decide the ACALL hex code. The code will be [A10,A9,A8,1,0,0,0,1].

[3] The most three significant bits in the 11-bit address [A10:A8] decide the AJMP hex code. The code will be [A10,A9,A8,0,0,0,0,1].

31. ELECTRICAL CHARACTERISTICS

31.1 Absolute Maximum Ratings

Parameter	Rating	Unit
Operating temperature under bias (T_A)	-40 to +105	°C
Storage temperature range	-55 to +150	°C
Voltage on VDD pin to GND pin	-0.3 to +6.3	V
Voltage on any other pin to GND pin	-0.3 to (V_{DD}+0.3)	V

Stresses at or above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. It is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

31.2 D.C. Electrical Characteristics

Table 31–1. D.C. Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Supply voltage						
V_{DD}	Operating voltage	F = 0 to 16 MHz	2.4	-	5.5	V
I/O						
V_{IL}	Input low voltage (I/O with TTL input)	2.4V < V_{DD} < 5.5V	V_{DD}-0.3	-	0.2V_{DD}-0.1	V
V_{IL1}	Input low voltage (I/O with Schmitt trigger input and XIN)	2.4V < V_{DD} < 5.5V	V_{DD}-0.3	-	0.3V_{DD}	V
V_{IL2}	Input low voltage ($\overline{RST}$)	2.4V < V_{DD} < 5.5V	V_{DD}-0.3	-	0.2V_{DD}	V
V_{IH}	Input high voltage (I/O with TTL input)	2.4V < V_{DD} < 5.5V	0.2V_{DD}+0.9	-	V_{DD}+0.3	V
V_{IH1}	Input high voltage (I/O with Schmitt trigger input $\overline{RST}$, and XIN)	2.4V < V_{DD} < 5.5V	0.7V_{DD}	-	V_{DD}+0.3	V
V_{OL}	Output low voltage[1] (Normal output strength, all modes except input-only)	V_{DD} = 4.5V, I_{OL} = 10mA	-	-	0.4	V
		V_{DD} = 3.0V, I_{OL} = 7mA	-	-	0.4	
		V_{DD} = 2.4V, I_{OL} = 5mA	-	-	0.4	
V_{OL1}	Output low voltage[1] (P1.0 to P1.3 with large output strength, all modes except input-only)	V_{DD} = 4.5V, I_{OL} = 32mA	-	-	0.4	V
		V_{DD} = 3.0V, I_{OL} = 24mA	-	-	0.4	
		V_{DD} = 2.4V, I_{OL} = 18mA	-	-	0.4	

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{OH}	Output high voltage (quasi-bidirectional mode)	V_{DD} = 4.5V, I_{OH} = -360μA	2.4	-	-	V
		V_{DD} = 3.0V, I_{OH} = -90μA	2.4	-	-	
		V_{DD} = 2.4V, I_{OH} = -50μA	2.0	-	-	
V_{OH1}	Output high voltage (Normal output strength, push-pull mode)	V_{DD} = 4.5V, I_{OH} = -20mA	2.4	-	-	V
		V_{DD} = 3.0V, I_{OH} = -5.5mA	2.4	-	-	
		V_{DD} = 2.4V, I_{OH} = -3mA	2.0	-	-	
V_{OH2}	Output high voltage (P1.0 to P1.3 with large output strength, push-pull mode)	V_{DD} = 4.5V, I_{OH} = -32mA	2.4	-	-	V
		V_{DD} = 3.0V, I_{OH} = -8mA	2.4	-	-	
		V_{DD} = 2.4V, I_{OH} = -4mA	2.0	-	-	
I_{IL}	Logical 0 input current (quasi-bidirectional mode)	V_{DD} = 5.5V, V_{IN} = 0.4V	-	-	-75	μA
I_{TL}	Logical 1-to-0 transition current[2] (quasi-bidirectional mode)	V_{DD} = 5.5V, V_{IN} = 2.0V	--	-500	-650	μA
I_{LI}	Input leakage current (open-drain or input-only mode)	0 < V_{IN} < V_{DD}	-	1	±10	μA
R_{RST}	$\overline{RST}$ pin internal pull-low resistor	2.4V < V_{DD} < 5.5V	50	-	600	kΩ
Supply current						
I_{DD}	Normal operating current[3]	HXT, V_{DD} = 5.0V	-	5.1	-	mA
		HXT, V_{DD} = 3.3V	-	3.9	-	
		HIRC, V_{DD} = 5.0V	-	2.9	-	mA
		HIRC, V_{DD} = 3.3V	-	2.8	-	
		LXT, V_{DD} = 5.0V	-	180	-	μA
		LXT, V_{DD} = 3.3V	-	165	-	
		LIRC, V_{DD} = 5.0V	-	175	-	μA
		LIRC, V_{DD} = 3.3V	-	160	-	
I_{IDL}	Idle mode current	HXT, V_{DD} = 5.0V	-	3.5	-	mA
		HXT, V_{DD} = 3.3V	-	2.2	-	
		HIRC, V_{DD} = 5.0V	-	1.8	-	mA
		HIRC, V_{DD} = 3.3V	-	1.7	-	
		LXT, V_{DD} = 5.0V	-	180	-	μA
		LXT, V_{DD} = 3.3V		165		
		LIRC, V_{DD} = 5.0V	-	175	-	μA
		LIRC, V_{DD} = 3.3V	-	160	-	
I_{PD}	Power-down mode current (BOD off, LXT off)	T_A = 25℃	-	6.5	8	μA
		T_A = -40℃ to +105℃	-	40	80	μA
I_{PD1}	Power-down mode current (BOD off, LXT on, XTGS[1:0] = [0,1])	T_A = 25℃	-	8.5	11	μA
		T_A = -40℃ to +105℃	-	44	85	μA

[1] Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows,
Maximum I_{OL} per port pin: 40mA
Maximum total I_{OL} for all outputs: 120mA

[2] Pins of all ports in quasi-bidirectional mode source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.

[3] It is measured while MCU keeps in running “SJMP $” loop continuously. All pins of ports are configured as quasi-bidirectional mode.

31.3 A.C. Electrical Characteristics

Table 31–2. System Clock A.C. Electrical Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit
1/ t_{CLCL}	External clock input frequency (ECLK)	0	-	16	MHz
	High-speed crystal/resonator frequency (HXT)	2	-	16	
	Low-speed crystal/resonator frequency (LXT)	-	32.768	-	kHz
t_{CHCX}	External clock input high time	30	-	-	ns
t_{CLCX}	External clock input low time	30	-	-	ns
t_{CLCH}	External clock input rise time	-	-	10	ns
t_{CHCL}	External clock input fall time	-	-	10	ns



Figure 31.1. External Clock Input Timing

Table 31–3. Internal Oscillator A.C. Electrical Characteristics

Symbol	Parameter	Condition	Frequency Deviation	Min.	Typ.	Max.	Unit
F_{HIRC}	High-speed 11.059 MHz oscillator frequency (HIRC)	V_{DD} = 5.0V, T_A = 25℃	±1%	10.948	11.059	11.170	MHz
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃	±5%	10.506		11.612	
F_{LIRC}	Low-speed 10 kHz oscillator frequency (LIRC)	V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃	50%	5	10	15	kHz

Table 31–4. Power-Down Wake-Up A.C. Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
T_{PDWK}	Power-down wake-up time	F_{SYS} = HIRC	-	40	-	µs
		F_{SYS} = HXT, F = 16 MHz	-	600	-	

Table 31–5. External Reset Pin A.C. Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
T_{RST}	$\overline{RST}$ pin detect pulse width	V_{DD} = 2.4V to 5.5V	-	24/F_{SYS}	450	µs

31.4 Analog Electrical Characteristics

Table 31–6. POR Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{POR}	Power-on reset voltage	T_A = -40℃ to +105℃	1.6	2.0	2.4	V
T_{PORRD}	Power-on reset release delay	V_{DD} = 2.4V to 5.5V	-	5	-	ms

Table 31–7. BOD Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{BOD0}	Brown-out threshold 4.3V	BOV[1:0] = [0,0]	4.1	4.3	4.5	V
V_{BOD1}	Brown-out threshold 3.8V	BOV[1:0] = [0,1]	3.5	3.7	3.9	V
V_{BOD2}	Brown-out threshold 2.7V	BOV[1:0] = [1,0]	2.55	2.7	2.85	V
V_{BOD3}	Brown-out threshold 2.2V	BOV[1:0] = [1,1]	2.05	2.2	2.35	V
V_{BODHYS}	Brown-out hysteresis	LPBOD[1:0] = [0,0] only	30	-	200	mV
I_{BOD}	Brown-out quiescent current	V_{DD} = 5V, LPBOD[1:0] = [0,0]	-	180	260	µA
		V_{DD} = 5V, LPBOD[1:0] = [0,1]	-	25	35	
		V_{DD} = 5V, LPBOD[1:0] = [1,0]	-	6	9	
		V_{DD} = 5V, LPBOD[1:0] = [1,1]	-	2	3.5	
T_{BOD}	Brown-out detect pulse width	V_{DD} = 2.4V to 5.5V	See Table 24–2			-
T_{BODEN}	Brown-out enable time	V_{DD} = 2.4V to 5.5V	2	-	3	$1/F_{LIRC}$

Table 31–8. Band-gap Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{BG}	Band-gap voltage	T_A = -40℃ to +105℃	1.15	1.21	1.27	V
T_{BGEN}	Band-gap enable time	V_{DD} = 2.4V to 5.5V	1	-	2	$1/F_{LIRC}$

Table 31–9. ADC Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{AVDD}	ADC supply voltage	-	2.4	-	5.5	V
I_{AVDD}	ADC supply current	V_{DD} = 5V	-	500	650	µA
V_{AIN}	Analog input voltage	-	0	-	V_{DD}	V
N_R	Resolution	V_{DD} = 2.4V to 5.5V	10			bit
DNL	Differential non-linearity error	V_{DD} = 5V, T_A = 25℃, Conversion rate = 300 ksps	-	+3.5	-	LSB
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 300 ksps	-	-	+6	LSB
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃,	-	-	+2	LSB

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
		Conversion rate = 150 ksps				
INL	Integral non-linearity error	V_{DD} = 5V, T_A = 25℃, Conversion rate = 300 ksps	-	+2	-	LSB
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 300 ksps	-4.5	-	+2.5	LSB
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 150 ksps	-1.5	-	+1.5	LSB
OE	Offset error	V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 300 ksps	-1	-	+3	LSB
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 150 ksps	-1	-	+2.5	LSB
FE	Full scale error	V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 300 ksps	-3	-	-0.5	LSB
TUE	Total un-adjust error	V_{DD} = 5V, T_A = 25℃, Conversion rate = 300 ksps	-	+5	-	LSB
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 300 ksps	-	-	+8	LSB
		V_{DD} = 5V, T_A = 25℃, T_A = -40℃ to +105℃, Conversion rate = 150 ksps	-	+2.5	-	LSB
		V_{DD} = 2.4V to 5.5V, T_A = -40℃ to +105℃, Conversion rate = 150 ksps	-	-	+4	LSB
-	Monotonicity	V_{DD} = 2.4V to 5.5V	Guaranteed			-
F_{ADC}	ADC clock frequency	V_{DD} = 2.4V to 5.5V	0.01	-	4	MHz
T_S	Sampling time (software programmable)	V_{DD} = 2.4V to 5.5V	6	-	261	$1/F_{ADC}$
T_{CONV}	Total conversion time	V_{DD} = 2.4V to 5.5V	T_S + 12			$1/F_{ADC}$
T_{ADCEN}	ADC enable time	V_{DD} = 2.4V to 5.5V	-	-	10	μs
R_{IN}	ADC input equivalent resistor	V_{DD} = 2.4V to 5.5V	-	2.5	-	kΩ
C_{IN}	ADC input equivalent capacitor	V_{DD} = 2.4V to 5.5V	-	3.6	-	pF

Table 31–10. LCD Driver Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{LCD}	LCD supply voltage	‘-	3.0	-	5.5	V
I_{LCD}	LCD supply current	V_{LCD} = 5V, RSEL[1:0] = [0,0], frame rate = 64 Hz, 1/4 duty, 1/3 bias, all SEG pins enable, display disconnect	-	35	40	μA
		V_{LCD} = 5V, RSEL[1:0] = [0,1], frame rate = 64 Hz, 1/4 duty, 1/3 bias, all SEG pins enable, display disconnect	-	18	20	
		V_{LCD} = 5V, RSEL[1:0] = [1,0], frame rate = 64 Hz, 1/4 duty, 1/3 bias, all SEG pins enable, display disconnect	-	10	11	

32. PACKAGE DIMENSIONS

32.1 48-pin LQFP 7x7x1.4mm



COTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.60	—	—	0.063
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D1	6.90	7.00	7.10	0.272	0.276	0.280
E1	6.90	7.00	7.10	0.272	0.276	0.280
e	0.35	0.50	0.65	0.014	0.020	0.026
D	8.9	9.00	9.10	0.350	0.354	0.358
E	8.9	9.00	9.10	0.350	0.354	0.358
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	—	1.00	—	—	0.039	—
C	0.09	—	0.20	0.004	—	0.0079
θ	0°	—	7°	0°	—	7°
b	0.17	0.22	0.27	0.007	0.0087	0.011

Figure 32.1. LQFP-48 (7x7x1.4mm footprint 2.0mm) Package Dimension

32.2 44-pin PQFP 10x10x2.0mm



Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	—	—	-	—	—	-
A_1	0.002	0.01	0.02	0.05	0.25	0.5
A_2	0.075	0.081	0.087	1.90	2.05	2.20
b	0.01	0.014	0.018	0.25	0.35	0.45
c	0.004	0.006	0.010	0.10	0.15	0.25
D	0.390	0.394	0.398	9.9	10.00	10.1
E	0.390	0.394	0.398	9.9	10.00	10.1
e	—	.0315	—	—	0.80	—
H_D	0.510	0.520	0.530	12.95	13.20	13.45
H_E	0.510	0.520	0.530	12.95	13.20	13.45
L	0.025	0.031	0.037	0.65	0.8	0.95
L_1	—	0.063	—	—	1.60	—
y	—	—	0.004	—	—	0.10
θ	0 °	—	10 °	0 °	—	10 °

Figure 32.2 PQFP44 (10x10x2.0mm, footprint 3.2mm) Package Dimension

32.3 44-pin LQFP 10x10x1.4mm







VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX.
A	–	–	1.60
A1	0.05	–	0.15
A2	1.35	1.40	1.45
b	0.30	0.37	0.45
c	0.09	–	0.20
D	12.00 BSC		
D1	10.00 BSC		
E	12.00 BSC		
E1	10.00 BSC		
e	0.80 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		
θ	0°	3.5°	7°
Y	0.10		

Figure 32.3 LFP44 (10x10x1.4 mm, Footprint 2.0 mm) Package Dimension

33. DOCUMENT REVISION HISTORY

Revision	Date	Description
1.00	2015/9/1	Preliminary version.
1.01	2016/2/20	1. Chapter.4 Modify pin assignment part no. name add N76E616AL48 into the picture 2. Chapter 5. Modify RAM access description. Before: All bytes in the lower 128 Bytes space can be accessed by either direct or indirect addressing. Indirect addressing can only access the upper 128 Bytes. After: Either direct or indirect addressing can access the lower 128 Bytes space. But the upper 128 Bytes can only be accessed by indirect addressing.
1.02	2017/10/25	1. Chapter 4 and 33 added N76E616AF44 package pin assignment and package information. 2. Chapter 12.1 added notice for WDT counter auto clear condition.
1.03	2018/1/5	Chapter 4 modified N76E616AL48 pin assignment description.
1.04	2018/3/2	Chapter 2, 4 and 32 Added LQFP44 package information.