

# BMI088

## 6-axis Motion Tracking for High-performance Applications



### BMI088: Data Sheet

Document revision	1.8
Document release date	January 2022
Document number	BST-BMI088-DS000-18
Technical reference code	0 273 141 365
Notes	Data and descriptions in this document are subject to change without notice. Product photos and pictures are for illustration purposes only and may differ from the real product appearance

## Basic Description

BMI088 is an inertial measurement unit (IMU) for the detection of movements and rotations in 6 degrees of freedom (6DoF). It combines the functionality of two inertial sensors in one device: an advanced triaxial 16-bit gyroscope and a versatile, leading-edge triaxial 16-bit accelerometer.

BMI088 is designed to meet all requirements for high performance consumer applications in harsh vibration environments such as those encountered in drones and robotics applications. The IMU is designed to effectively suppress vibrations above a few hundred Hz that could occasionally occur due to resonances on the pcb or the structure of the total system.

The sensor has an extended measurement range of up to  $\pm 24g$  to avoid signal clipping under strong signal exposure.

An evaluation circuitry (ASIC) converts the output of the micro-electro-mechanical sensing structures (MEMS), which are developed, produced and tested in BOSCH facilities. The corresponding chip-sets are packed into one single LGA 3.0mm x 4.5mm x 0.95mm housing. For optimum system integration, BMI088 is fitted with digital interfaces (SPI or I2C), offering a wide VDDIO voltage range from 1.2V to 3.6V. To provide maximum performance and reliability, each device is tested and is ready-to-use calibrated.

To increase flexibility, both gyroscope and accelerometer can not only be operated individually, but tied together for data synchronization purposes. The on-chip features comprise FIFOs for acceleration and gyroscope data and interrupt controllers.

The BMI088 has an excellent temperature behavior with an outstanding low temperature coefficient of the offset (TCO) and temperature coefficient of the sensitivity (TCS).

# Index of Contents

<b>Basic Description .....</b>	<b>2</b>
<b>1. Specification .....</b>	<b>7</b>
1.1 Electrical Specifications.....	7
1.1.1 Electrical Specifications: Accelerometer/Gyroscope .....	8
1.2 Accelerometer Specifications .....	9
1.3 Gyroscope Specifications .....	10
1.4 Temperature Sensor Specifications.....	11
1.5 Absolute Maximum Ratings.....	12
<b>2. Block Diagram .....</b>	<b>13</b>
<b>3. Quick Start Guide – Device Initialization .....</b>	<b>13</b>
<b>4. Functional Description .....</b>	<b>14</b>
4.1 Power Management and Power Modes .....	14
4.1.1 Power Modes: Accelerometer.....	14
4.1.2 Power Modes: Gyroscope .....	15
4.2 Sensor Data.....	15
4.3 Sensor Time.....	16
4.4 Output Data Rate (ODR) and Low-pass Filter.....	16
4.4.1 Accelerometer.....	16
4.4.2 Gyroscope .....	16
4.5 Range Settings .....	16
4.6 Self-test.....	16
4.6.1 Accelerometer.....	17
4.6.2 Gyroscope .....	17
4.7 New Data Interrupt .....	18
4.7.1 Accelerometer.....	18
4.7.2 Gyroscope .....	18

4.8	Soft-Reset.....	18
4.8.1	Soft-Reset Accelerometer.....	18
4.9	FIFO.....	19
4.9.1	FIFO operating modes.....	19
4.9.2	FIFO interrupts.....	19
4.9.3	Accelerometer sensor FIFO buffer .....	19
4.9.4	Gyroscope sensor FIFO buffer .....	22
<b>5.</b>	<b>Register Maps.....</b>	<b>24</b>
5.1	Communication with the sensor .....	24
5.2	Register Map: Accelerometer .....	25
5.3	Register Description: Accelerometer .....	26
5.3.1	Register 0x00: ACC_CHIP_ID.....	26
5.3.2	Register 0x02: ACC_ERR_REG.....	26
5.3.3	Register 0x03: ACC_STATUS .....	26
5.3.4	Register 0x12 – 0x17: ACC data .....	27
5.3.5	Register 0x18 – 0x1A: Sensortime data.....	27
5.3.6	Register 0x1D: ACC_INT_STAT_1.....	27
5.3.7	Register 0x22 – 0x23: Temperature sensor data.....	28
5.3.8	Register 0x24-0x25: FIFO_LENGTH.....	28
5.3.9	Register 0x26: FIFO_DATA .....	28
5.3.10	Register 0x40: ACC_CONF .....	29
5.3.11	Register 0x41: ACC_RANGE .....	30
5.3.12	Register 0x45: FIFO_DOWNS .....	30
5.3.13	Register 0x46 – 0x47: FIFO_WTM.....	30
5.3.14	Register 0x48: FIFO_CONFIG_0 .....	31
5.3.15	Register 0x49: FIFO_CONFIG_1 .....	31
5.3.16	Register 0x53: INT1_IO_CONF.....	32
5.3.17	Register 0x54: INT2_IO_CONF.....	33
5.3.18	Register 0x58: INT1_INT2_MAP_DATA.....	33
5.3.19	Register 0x6D: ACC_SELF_TEST .....	34
5.3.20	Register 0x7C: ACC_PWR_CONF.....	34

5.3.21 Register 0x7D: ACC_PWR_CTRL.....	34
5.3.22 Register 0x7E: ACC_SOFTRESET .....	35
5.4 Register Map: Gyroscope.....	36
5.5 Register Description: Gyroscope.....	37
5.5.1 Register 0x00: GYRO_CHIP_ID.....	37
5.5.2 Register 0x02 – 0x07: Rate data .....	37
5.5.3 Register 0x0A: GYRO_INT_STAT_1.....	38
5.5.4 Register 0x0E: FIFO_STATUS .....	38
5.5.5 Register 0x0F: GYRO_RANGE.....	39
5.5.6 Register 0x10: GYRO_BANDWIDTH .....	39
5.5.7 Register 0x11: GYRO_LPM1.....	40
5.5.8 Register 0x14: GYRO_SOFTRESET .....	40
5.5.9 Register 0x15: GYRO_INT_CTRL.....	40
5.5.10 Register 0x16: INT3_INT4_IO_CONF .....	41
5.5.11 Register 0x18: INT3_INT4_IO_MAP .....	41
5.5.12 Register 0x1E: FIFO_WM_ENABLE .....	42
5.5.13 Register 0x34: FIFO_EXT_INT_S.....	42
5.5.14 Register 0x3C: GYRO_SELF_TEST .....	42
5.5.15 Register 0x3D: FIFO_CONFIG_0.....	43
5.5.16 Register 0x3E: FIFO_CONFIG_1.....	43
5.5.17 Register 0x3F: FIFO_DATA .....	43
<b>6. Digital Interface .....</b>	<b>44</b>
6.1 Serial Peripheral Interface (SPI).....	45
6.1.1 SPI interface of gyroscope part .....	47
6.1.2 SPI interface of accelerometer part.....	48
6.2 Inter-Integrated Circuit (I <sup>2</sup> C).....	48
<b>7. Pin-out and Connection Diagram .....</b>	<b>52</b>
7.1 Pin-out .....	52
7.2 Connection diagram SPI.....	53
7.3 Connection diagram I <sup>2</sup> C .....	53

<b>8. Package</b> .....	<b>54</b>
8.1 Outline Dimensions .....	54
8.2 Landing pattern.....	55
8.3 Sensing axes orientation .....	56
8.4 Marking.....	57
8.4.1 Mass production samples .....	57
8.4.2 Engineering samples .....	57
8.5 PCB layout and soldering guidelines.....	57
8.6 Handling instructions .....	58
8.7 Tape and Reel specification.....	58
8.7.1 Orientation within the reel.....	59
8.8 Environmental safety.....	59
8.8.1 Halogen content.....	59
<b>9. Legal Disclaimer</b> .....	<b>60</b>
9.1 Engineering samples .....	60
9.2 Product use.....	60
9.3 Application examples and hints.....	60
<b>10. Document History and Modification</b> .....	<b>61</b>

## 1. Specification

If not stated otherwise, the given values are over lifetime and full performance temperature and voltage ranges, minimum/maximum values are  $\pm 3\sigma$ .

### 1.1 Electrical Specifications

Table 1: Electrical parameter specification

Parameter	Symbol	Condition	Min	Max	Unit
Supply Voltage Internal Domains	VDD		2.4	3.6	V
Supply Voltage I/O Domain	VDDIO		1.2	3.6	V
Voltage Input Low Level	$V_{IL,a}$	SPI & I <sup>2</sup> C		0.3VDDIO	-
Voltage Input High Level	$V_{IH,a}$	SPI & I <sup>2</sup> C	0.7VDDIO		-
Voltage Output Low Level	$V_{OL,a}$	$I_{OL} \leq 2\text{mA}$ , SPI		0.23VDDIO	-
Voltage Output High Level	$V_{OH}$	$I_{OH} \leq 2\text{mA}$ , SPI	0.8VDDIO		-
Operating Temperature	$T_A$		-40	+85	°C

### 1.1.1 Electrical Specifications: Accelerometer/Gyroscope

Table 2: Electrical parameter specification accelerometer

Parameter	Symbol	Condition	Min	Typ	Max	Units
Total Supply Current in Normal mode	$I_{DD}$	VDD = VDDIO = 3.0V, 25°C, $g_{FS4g}$		150		$\mu A$
Total Supply Current in Suspend Mode	$I_{DDsum}$	VDD = VDDIO = 3.0V, 25°C		3		$\mu A$
Power-up time	$t_{s\_up}$	Time to first valid sample from suspend mode			1	ms

Table 3: Electrical parameter specification gyroscope

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Supply Current in Normal Mode	$I_{DD}$	VDD = VDDIO = 3.0V, 25°C, ODR = 1kHz		5		mA
Supply Current in Suspend Mode	$I_{DDsum}$	VDD = VDDIO = 3.0V, 25°C		25		$\mu A$
Supply Current in Deep Suspend Mode	$I_{DDdsum}$	VDD = VDDIO = 3.0V, 25°C		<5		$\mu A$
Start-up time	$t_{su}$	to $\pm 1\%$ of final value; from power-off		30		ms
Wake-up time	$t_{wusm}$	From suspend- and deep suspend-modes		30		ms
Wake-up time	$t_{wufpm}$	From fast power-up mode		10		ms



## 1.2 Accelerometer Specifications

Table 4: Accelerometer specifications

Parameter	Symbol	Condition	Min	Typ	Max	Units
Acceleration Range	$g_{FS3g}$	Selectable via serial digital interface		$\pm 3$		$g$
	$g_{FS6g}$			$\pm 6$		$g$
	$g_{FS12g}$			$\pm 12$		$g$
	$g_{FS24g}$			$\pm 24$		$g$
Sensitivity	$S_{3g}$	$g_{FS3g}, T_A=25^\circ C$		10920		LSB/g
	$S_{6g}$	$g_{FS6g}, T_A=25^\circ C$		5460		LSB/g
	$S_{12g}$	$g_{FS12g}, T_A=25^\circ C$		2730		LSB/g
	$S_{24g}$	$g_{FS24g}, T_A=25^\circ C$		1365		LSB/g
Sensitivity Temperature Drift	TCS			0.002		%/K
Zero-g Offset	Off	Nominal VDD and VDDIO, 25°C, $g_{FS6g}$		20		mg
Zero-g Offset Temperature Drift	TCO			<0.2		mg/K
Output Data Rate	ODR		12.5		1600	Hz
Bandwidth range	BW	3dB cut-off frequency of the accelerometer depends on ODR and OSR	5		280 (245 for Z axis)	Hz
Nonlinearity	NL	best fit straight line, $g_{FS3g}$		0.5		%FS
Output Noise Density	$n_{rms}$	$g_{FS3g}, T_A=25^\circ C$ Nominal VDD supplies Normal mode		190 (Z-axis)  160 (X- & Y- axis)		$\mu g/\sqrt{Hz}$
Cross Axis Sensitivity	S	relative contribution between any two of the three axes		0.5		%
Alignment Error	$E_A$	relative to package outline		0.5		°

### 1.3 Gyroscope Specifications

Table 5: Gyroscope specifications

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Range	R <sub>FS125</sub>	Selectable via serial digital interface		125		°/s
	R <sub>FS250</sub>			250		°/s
	R <sub>FS500</sub>			500		°/s
	R <sub>FS1000</sub>			1000		°/s
	R <sub>FS2000</sub>			2000		°/s
Sensitivity		T <sub>a</sub> =25°C, R <sub>FS125</sub>		262.144		LSB/°/s
		T <sub>a</sub> =25°C, R <sub>FS250</sub>		131.072		LSB/°/s
		T <sub>a</sub> =25°C, R <sub>FS500</sub>		65.536		LSB/°/s
		T <sub>a</sub> =25°C, R <sub>FS1000</sub>		32.768		LSB/°/s
		T <sub>a</sub> =25°C, R <sub>FS2000</sub>		16.384		LSB/°/s
Sensitivity tolerance		T <sub>a</sub> =25°C, R <sub>FS2000</sub>		±1		%
Sensitivity Change over Temperature	TCS	Nominal VDD supplies -40°C ≤ T <sub>A</sub> ≤ +85°C R <sub>FS2000</sub>		±0.03		%/K
Sensitivity Supply Volt. Drift	S <sub>VDD</sub>	T <sub>A</sub> =25°C, VDD <sub>min</sub> ≤ VDD ≤ VDD <sub>max</sub>		<0.4		%/V
Nonlinearity	NL	best fit straight line R <sub>FS1000</sub> , R <sub>FS2000</sub>		±0.05		%FS
<i>g</i> -Sensitivity		Sensitivity to acceleration stimuli in all three axis (frequency <20kHz)			0.1	°/s/g
Zero-rate Offset	Off Ω <sub>x</sub> Ω <sub>y</sub> and Ω <sub>z</sub>	Nominal VDD supplies T <sub>A</sub> =25°C, slow and fast offset cancellation off		±1		°/s
Zero-rate Offset Change over Temperature	TCO	Nominal VDD supplies -40°C ≤ T <sub>A</sub> ≤ +85°C R <sub>FS2000</sub>		±0.015		°/s per K
Zero-rate Offset Supply Volt. Drift	OffΩ <sub>VDD</sub>	T <sub>A</sub> =25°C, VDD <sub>min</sub> ≤ VDD ≤ VDD <sub>max</sub>		<0.1		°/s /V
Output Noise	n <sub>rms</sub>	rms, BW=47Hz (@ 0.014°/s/√Hz)		0.1		°/s

Bandwidth BW	$f_{-3dB}$			523 230 116 64 47 32 23 12		Hz
Data rate (set of x,y,z rate)				2000 1000 400 200 100		Hz
Data rate tolerance (set of x,y,z rate)				±0.3		%
Cross Axis Sensitivity		Sensitivity to stimuli in non-sense-direction		±1		%

### 1.4 Temperature Sensor Specifications

Table 6: Temperature sensor specifications

Parameter	Symbol	Condition	Min	Typ	Max	Units
Temperature Sensor Measurement Range	$T_s$		-104		150	°C
Temperature Sensor Slope	$dT_s$			0.125		K/LSB
Temperature Sensor Offset error	$OT_s$	at 25°C		±1		K

## 1.5 Absolute Maximum Ratings

Table 7: Absolute maximum ratings

Parameter	Condition	Min	Max	Units
Voltage at Supply Pin	VDD Pin	-0.3	4	V
	VDDIO Pin	-0.3	4	V
Voltage at any Logic Pin	Non-Supply Pin	-0.3	VDDIO+0.3	V
Passive Storage Temp. Range	≤ 65% rel. H.	-50	+150	°C
Mechanical Shock	Duration ≤ 200μs		10,000	g
	Duration ≤ 1.0ms		2,000	g
	Free fall onto hard surfaces		1.8	m
ESD	HBM, at any Pin		2	kV
	CDM		500	V
	MM		200	V

Note: Stress above these limits may cause damage to the device. Exceeding the specified electrical limits may affect the device reliability or cause malfunction.

## 2. Block Diagram

Figure 1 shows the basic building blocks of the BMI088:




Figure 1: Block diagram of BMI088

## 3. Quick Start Guide – Device Initialization

For a proper device initialization, the following steps should be considered:

- The user must decide on the interface (I2C or SPI) already during HW design: with the PS pin the user determines which interface the sensor should listen to (see chapter 6).
- The gyroscope part of the BMI088 initializes its I/O pins according to the selection given by the PS pin.
- The accelerometer part starts in I2C mode. It will stay in I2C mode until it detects a rising edge on the CSB1 pin (chip select of the accelerometer), on which the accelerometer part switches to SPI mode and stays in this mode until the next power-up-reset.
- To change the accelerometer to SPI mode in the initialization phase, the user could perform a dummy SPI read operation, e.g. of register ACC\_CHIP\_ID (the obtained value will be invalid).

After the POR the gyroscope is in normal mode, while the accelerometer is in suspend mode. To switch the accelerometer into normal mode, the user must perform the following steps:

- a. Power up the sensor
- b. Wait 1 ms
- c. Enter normal mode by writing '4' to ACC\_PWR\_CTRL
- d. Wait for 450 microseconds

## 4. Functional Description

### 4.1 Power Management and Power Modes

The BMI088 has two distinct power supply pins:

- VDD is the main power supply for the internal blocks
- VDDIO is a separate power supply pin mainly used for the supply of the interface

There are no limitations on the voltage levels of both pins relative to each other, as long as each of them lies within its operating range. Furthermore, the device can be completely switched off ( $VDD = 0V$ ) while keeping the VDDIO supply on ( $VDDIO > 0V$ ) or vice versa.

When the VDDIO supply is switched off, all interface pins (CSB, SDI, SCK, PS) must be kept close to  $GND_{IO}$  potential.

The device contains a power-on reset (POR) generator. It resets the logic part and the register values after powering-on VDD and VDDIO. This means that all application specific settings which are not equal to the default settings (refer to 6.2 register map accelerometer and to 8.2 register map gyroscope), must be changed back to their designated values after POR.

Please note: the POR resets also the interface. For the gyroscope part, the interface is defined by the voltage level on the PS pin. The interface of the accelerometer part is defined by the voltage level of the CSB1 pin at the moment when the POR is initiated (see chapter 3).

#### 4.1.1 Power Modes: Accelerometer

The power state of the BMI088 accelerometer is controlled through the register ACC\_PWR\_CTRL. The register ACC\_PWR\_CTRL enables and disables the accelerometer and the temperature sensor.

To enter **normal mode**, the value 0x04 must be written to ACC\_PWR\_CTRL.

To enter **suspend mode**, register ACC\_PWR\_CTRL must be cleared.

**Note:** The sensor is in suspend mode after reset (POR or soft-reset), thus the user actively needs to enter normal mode in order to obtain acceleration values.

**Note:** After POR or soft-reset, the acceleration sensor needs up to 1ms boot time ( $t_{s\_up}$ )

### 4.1.2 Power Modes: Gyroscope

The gyroscope has 3 different power modes. Besides normal mode, which represents the fully operational state of the device, there are 2 energy saving modes: suspend mode and deep-suspend mode.

After power-up gyro is in normal mode so that all parts of the device are held powered-up and data acquisition is performed continuously.

In **suspend mode** the whole analog part is powered down. No data acquisition is performed. While in suspend mode the latest rate data and the content of all configuration registers are kept. The registers can still be read (though they are not updated).

Suspend mode is entered by writing 0x80 to the register GYRO\_LPM1. It can be left by writing 0x00 to GYRO\_LPM1 or by a soft reset (see 4.8).

Although write access to registers is supported at the full interface clock speed (SCL or SCK), a waiting period must be inserted between two consecutive write cycles (please refer also to section 9.2.1).

In **deep suspend mode** the device reaches the lowest possible power consumption. Only the interface section is kept alive. No data acquisition is performed and the content of the configuration registers is lost.

Deep suspend mode is entered by writing 0x20 to the register GYRO\_LPM1. It can be left by writing 0x00 to GYRO\_LPM1 or by a soft reset (see 4.8).

Please note, that all application specific settings, which are not equal to the default settings, must be re-set to its designated values after leaving deep-suspend mode.

Note: after POR or soft-reset, or when switching between the different power modes, the gyroscope sensor needs up to 30ms time to reach the new state. Any communication with the sensor during this time should be avoided.

## 4.2 Sensor Data

The width of the gyroscope and accelerometer sensor data is 16 bits (11 bits for the temperature sensor) given in two's complement representation.

The bits for each axis are split into an MSB upper part and an LSB lower part. Reading the sensor data registers shall always start with the LSB part. In order to ensure the integrity of the sensor data, the content of an MSB register is locked by reading the corresponding LSB register (shadowing procedure).

For details regarding the registers and the interpretation of the data found in these registers see:

- chapter 5.5.2 for the gyroscope part
- chapter 5.3.4 or the accelerometer part
- chapter 5.3.7 for the temperature sensor

The burst-access mechanism provides an efficient way to read out the angular rate data in I<sup>2</sup>C or SPI mode. During a burst-access, the sensor automatically increments the starting read address after each byte. The burst-access allows data to be transferred over the I<sup>2</sup>C bus with an up to 50% reduced data density. The sensor data (angular rate or acceleration data) in all read-out registers is locked as long as the burst read access is active. Reading the sensor data registers of each gyroscope and accelerometer part in burst read access mode ensures that the sensor values in all readout registers belong to the same sample.

### 4.3 Sensor Time

The accelerometer part of BMI088 has a built-in counter with a width of 24 bits. It increments periodically with a resolution of 39.0625µs. Details can be found in chapter 5.3.5.

### 4.4 Output Data Rate (ODR) and Low-pass Filter

The sensor signals from the acceleration sensor and gyroscope analog front-end are each routed through a low-pass filter.

#### 4.4.1 Accelerometer

The 3db cut-off frequency of the digital low-pass filter depends on the chosen ODR as well as on the over-sampling-ratio (OSR). Both can be configured in register ACC\_CONF. The following table lists the possible options:

Table 8: 3dB cutoff frequency of the accelerometer according to ODR and OSR settings in ACC\_CONF register

Accelerometer ODR [Hz]	Normal (acc_bwp = 0xA)	OSR2 (acc_bwp = 0x9)	OSR4 (acc_bwp = 0x8)
12.5	5 Hz	2 Hz	1 Hz
25	10 Hz	5 Hz	3 Hz
50	20 Hz	9 Hz	5 Hz
100	40 Hz	19 Hz	10 Hz
200	80 Hz	38 Hz	20 Hz
400	145 Hz	75 Hz	40 Hz
800	230 Hz (200 Hz for z channel)	140 Hz	80 Hz
1600	280 Hz (245 Hz for z channel)	234 Hz (215 Hz for z channel)	145 Hz

#### 4.4.2 Gyroscope

The user can choose between 8 different ODR and low pass filter bandwidth settings (see section 5.5.6).

### 4.5 Range Settings

The measurement range can be set through the registers described in section 5.3.11 for the accelerometer and in section 5.5.5 for the gyroscope.

### 4.6 Self-test

The BMI088 incorporates a self-test feature for both the accelerometer and the gyroscope, indicating whether the sensor is still ok.



### 4.6.1 Accelerometer

The self-test feature allows for checking the sensor functionality by applying electrostatic forces to the sensor core instead of external accelerations. By physically deflecting the seismic mass, the entire signal path of the sensor is tested. Activation of the self-test results in a static offset in the acceleration data. Any external acceleration or gravitational force, which is applied to the sensor during a self-test, will be observed in the sensor output as a superposition of the acceleration and the self-test signal. This means that the self-test signal depends on the orientation of the sensor. To overcome this, the full self-test procedure should be performed under static circumstances, e.g. when the part is not excited to any acceleration except gravity.

The recommended self-test procedure is as follows:

- 1) Set  $\pm 24g$  range by writing 0x03 to register ACC\_RANGE (0x41)
- 2) Set ODR=1.6kHz, continuous sampling mode, "normal mode" (norm\_avg4) by writing 0xA7 to register ACC\_CONF (0x40)
  - Continuous filter function: set bit7 in ACC\_CONF
  - "normal avg4 mode": ACC\_CONF |= 0x02<<4
  - ODR=1.6kHz: ACC\_CONF |= 0x0C
- 3) Wait for > 2 ms
- 4) Enable the positive self-test polarity (i.e. write 0x0D to register ACC\_SELF\_TEST (0x6D))
- 5) Wait for > 50ms
- 6) Read the accelerometer offset values for each axis (positive self-test response)
- 7) Enable the negative self-test polarity (i.e. write 0x09 to register ACC\_SELF\_TEST (0x6D))
- 8) Wait for > 50ms
- 9) Read the accelerometer offset values for each axis (negative self-test response)
- 10) Disable the self-test (i.e. write 0x00 to register ACC\_SELF\_TEST (0x6D))
- 11) Calculate difference of positive and negative self-test response and compare with the expected values (see table below)
- 12) Wait for > 50ms to let the sensor settle to normal mode steady state operation

Table 9: Accelerometer self-test: resulting minimum difference signal between positive and negative self-test signal

x-axis signal	y-axis signal	z-axis signal
$\geq 1000$ mg	$\geq 1000$ mg	$\geq 500$ mg

It is recommended to perform a reset of the device after a self-test has been performed, since the self-test response also affects the interrupt generation. If the reset cannot be performed, the following sequence must be kept to prevent unwanted interrupt generation: disable interrupts, change parameters of interrupts, wait for at least 50ms, and enable desired interrupts.

### 4.6.2 Gyroscope

A built-in self-test facility of the gyro does not deflect the mechanical MEMS structure (as the accelerometer self-test does), but this test also provides a quick way to determine if the gyroscope is operational within the specified conditions.

To trigger the self-test, bit #0 ('bist\_trig') in address GYRO\_SELF\_TEST must be set. When the test is finished, bit #1 ('bist\_rdy') will be set by the gyro and the test result can then be found in bit #2 ('bist\_fail'). A '0' indicates that the test was passed without issues. If a failure occurred, the bit 'bist\_fail' will be set to '1'.

A further test which is running continuously in the background can be checked by reading bit #4 in address GYRO\_SELF\_TEST. Proper sensor function is indicated if the bit is set to '1'.

## 4.7 New Data Interrupt

Both accelerometer and gyroscope part offer a new data ready interrupt, which fires whenever a new data sample set is complete and made available in the corresponding sensor data registers. This allows a low latency data readout.

### 4.7.1 Accelerometer

The new data interrupt flag can be found in the register ACC\_INT\_STAT\_1 (bit #7). It is set whenever new data is available in the data registers and cleared automatically.

The interrupt can be mapped to the interrupt pins INT1 and/or INT2 in register INT1\_INT2\_MAP\_DATA.

Both interrupt pins INT1 and INT2 can be configured regarding their electrical behavior (see INT1\_IO\_CONF and INT2\_IO\_CONF).

### 4.7.2 Gyroscope

The gyroscope provides a new data interrupt, which will generate an interrupt every time after storing a new value of z-axis angular rate data in the data register. The interrupt is cleared automatically after 280-400  $\mu$ s.

In contrast to the accelerometer part, for the gyro the new data interrupt must be explicitly enabled by writing 0x80 to the register GYRO\_INT\_CTRL.

The interrupt can be mapped to the interrupt pins INT3 and/or INT4 in register INT3\_INT4\_IO\_MAP.

Both interrupt pins INT3 and INT4 can be configured regarding their electrical behavior (see INT3\_INT4\_IO\_CONF).

## 4.8 Soft-Reset

A soft-reset can be initiated at any time

- for the accelerometer part by writing the command *soft-reset* (0xB6) to register ACC\_SOFTRESET (see 5.3.22)
- for the gyroscope part by writing the command *soft-reset* (0xB6) to register GYRO\_SOFTRESET (see 5.5.8)

The soft-reset performs a fundamental reset to the device, which is largely equivalent to a power cycle. Following a delay, all user configuration settings are overwritten with their default state (setting stored in the NVM) wherever applicable. This command is functional in all operation modes but must not be performed while NVM writing operation is in progress.

### 4.8.1 Soft-Reset Accelerometer

Soft reset timing:

In I2C mode, the rising edge of the SCL line for the ACK bit of the soft reset transfer determines the reception of soft reset. The execution of the soft reset is delayed by 0.5 – 1 $\mu$ s if the sensor is not in advanced power save mode i.e. PWR\_CONF.adv\_power\_save=0b0.

The execution of the soft reset causes that the SDA line to be released immediately by the device, independent of the state of the SCL line.

If the host requires an explicit I2C ACK for the soft reset (i.e. SDA line remains low while the SCL line is high) the host must put the sensor in advance power save mode (PWR\_CONF.adv\_power\_save=0b1), disable the sensor (PWR\_CTRL.acc\_en=0b0) and the auxiliary interface (PWR\_CTRL.aux\_en=0b0) before issuing a soft reset.

## 4.9 FIFO

BMI088 offers two integrated FIFO (First In, First Out) buffers for accelerometer and gyroscope sensor signals, helping the user to reduce or even omit time critical read access to the sensor in order to obtain data with a high timing precision.

### 4.9.1 FIFO operating modes

The FIFO can be operated in different modes: FIFO (or stop-at-full) mode and STREAM mode.

- **FIFO or stop-at-full mode:** In FIFO or stop-at-full mode, the sensor values are stored in the FIFO buffer subsequently until it is full.
- **STREAM mode:** The STREAM mode works like the FIFO mode with the difference that once the buffer is full, the oldest data in the FIFO will be overwritten with the newest data from the sensor.

### 4.9.2 FIFO interrupts

The FIFO buffers support two different types of interrupts:

- **Watermark interrupt:** Triggered, when the fill level of the FIFO buffer reaches a user-defined level.
- **FIFO-full interrupt:** Triggered, when the FIFO is full.

### 4.9.3 Accelerometer sensor FIFO buffer

The accelerometer part of BMI088 has an integrated 1024 byte data FIFO. The FIFO captures data from the data registers in frames, and each frame contains only one sample of a sensor.

#### 4.9.3.1 Enabling FIFO and selecting the mode

The FIFO for accelerometer sensor data is enabled by setting bit #6 in register 0x49 (see 5.3.15).

##### 4.9.3.1.1 Mode selection

When STREAM mode is desired, then the bit #0 in register 0x48 has to be cleared (set to '0') (default value on power up reset, see 5.3.14).

For FIFO or stop-at-full mode, bit #0 has to be set to '1' in register 0x48.

##### 4.9.3.1.2 FIFO data sampling rate

The input data rate to the FIFO is the same as the configured ODR of the sensor. However, it can be reduced selecting a down-sampling factor of  $2^k$  with  $k=[0, 1, \dots, 7]$ . The factor  $k$  must be written to bits #4-6 of register 0x45 (see 5.3.12).

##### 4.9.3.1.3 FIFO synchronization with external interrupts (tag application) for the accel

If the INT1 and/or INT2 pin is configured as input pin (by setting int2\_io in register INT2\_IO\_CTRL and/or setting int1\_io in register INT1\_IO\_CTRL), signals on these pins can also be recorded in the FIFO, and the frames are "tagged" accordingly. Therefore the pins need to be activated for FIFO recording in register FIFO\_CONFIG\_1 (see 5.3.15).

### 4.9.3.2 Data format in FIFO

The FIFO captures data in frames. The first byte is a header byte, defining the type of frame. From this, the number of consecutive bytes and their content can be derived.

The header byte consists of the header signature (first 6 bits) and two bits indicating the status of the interrupt pins INT1 and INT2 if configured accordingly (see 4.9.3.1.3).

#### 4.9.3.2.1 Acceleration sensor data frame

- Frame length: 7 bytes (1 byte header + 6 bytes payload)
- Header:

Bit	7	6	5	4	3	2	1	0
	1	0	0	0	0	1	[INT2 tag]	[INT1 tag]

- Payload: the next bytes contain the sensor data in the same order as defined in the register map (addresses 0x12 – 0x17).

#### 4.9.3.2.2 Skip Frame

In the case of FIFO overflows, in both FIFO and STREAM mode, a skip\_frame is prepended to the FIFO content, when read out next time. A skip frame does not consume memory in the FIFO.

- Frame length: 2 bytes (1 byte header + 1 byte payload)
- Header:

Bit	7	6	5	4	3	2	1	0
	0	1	0	0	0	0	reserved	reserved

- Payload: one byte containing the number of skipped frames. When more than 0xFF frames have been skipped, 0xFF is returned.

#### 4.9.3.2.3 Sensortime Frame

A sensortime frame is only sent if the FIFO becomes empty during the burst read. A sensortime frame does not consume memory in the FIFO.

- Frame length: 4 bytes (1 byte header + 3 bytes payload)
- Header:

Bit	7	6	5	4	3	2	1	0
	0	1	0	0	0	1	reserved	reserved

- Payload: Sensortime (content of registers 0x18 – 0x1A), taken when the last byte of the last frame is read.

#### 4.9.3.2.4 FIFO input config Frame

Whenever the filter configuration or the range of the accelerometer sensor is changed, a FIFO input config frame is inserted into the FIFO, before the configuration change becomes active. E.g. when the bandwidth for the accelerometer filter is changed in Register ACC\_CONF, a FIFO input config frame is inserted before the first frame with accelerometer data with the new bandwidth configuration.

- Frame length: 2 bytes (1 byte header + 1 byte payload)
- Header:

Bit	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	reserved	reserved

- Payload: The FIFO input config frame contains one byte of data, of which the following bits have a meaning (the content of the other bits can safely be ignored):
  - Bit #1: indicates that a configuration change through register ACC\_RANGE becomes active (means for example that the range of the accelerometer was changed).
  - Bit #0: indicates that a configuration change through the registers ACC\_CONF or FIFO\_DOWNS becomes active (means of example that the filter settings were changed or the FIFO sampling rate was modified).

#### 4.9.3.2.5 Sample drop Frame

After a reconfiguration, indicated by the fifo\_Input\_Config frame, the next sample may be dropped, until the sensor delivers valid data again. Instead, a drop frame is inserted at the ODR tick at which a sample was to be expected without reconfiguration.

- Frame length: 2 bytes (1 byte header + 1 byte payload)
- Header:

Bit	7	6	5	4	3	2	1	0
	0	1	0	1	0	0	reserved	reserved

- Payload: The sample drop frame contains one byte of data, whose content can be ignored.

#### 4.9.3.2.6 FIFO partial frame reads and overreads

When a frame is only partially (uncompletely) read through the register FIFO\_DATA it will be repeated completely with the next access. In the case of a FIFO overflow between the first partial read and the second read attempt, the frame may be deleted.

When more data is read from the FIFO than it contains valid data, 0x8000 is returned.

### 4.9.3.3 FIFO Interrupts

The FIFO supports two interrupts, a FIFO full interrupt and a watermark interrupt:

- The FIFO full interrupt is issued when the FIFO fill level is above the full threshold. The full threshold is reached just before the last two frames are stored in the FIFO.
- The FIFO watermark is issued when the FIFO fill level is superior or equal to the watermark level defined in register FIFO\_WTM (see 5.3.13).

In order to enable/use the FIFO full or watermark interrupts they need to be mapped on the desired interrupt pin via INT1\_INT2\_MAP\_DATA (see 5.3.18).

Both interrupts are suppressed when a read operation on the register FIFO\_DATA is ongoing. Latched FIFO interrupts will only get cleared, if the status register gets read and the fill level is below the corresponding FIFO interrupt (full or watermark).

#### 4.9.3.4 FIFO Reset

The user can trigger a FIFO reset by writing 0xB0 to ACC\_SOFTRESET (register 0x7E).

### 4.9.4 Gyroscope sensor FIFO buffer

The gyroscope part of BMI088 features an integrated FIFO memory capable of storing up to 100 frames of data in FIFO mode. Each frame consists of three 16-bit rate\_x,y,z data words, and 16 bits of interrupt data sampled at the same point in time.

#### 4.9.4.1 Enabling FIFO and selecting the mode

The FIFO for gyroscope sensor data is enabled by setting the appropriate FIFO mode in Register 0x3E: FIFO\_CONFIG\_1.


##### 4.9.4.1.1 FIFO data sampling rate

The input data rate to the FIFO is the same as the configured ODR of the sensor.

##### 4.9.4.1.2 FIFO sync with external interrupts (tag application) for the gyroscope

The FIFO of the gyroscope features a mode that allows the precise synchronization of external events with the gyroscope angular rate saved in the FIFO. This synchronization can be used for example for image and video stabilization applications.

Any of the gyroscope interrupt pins (INT3 or INT4) can be reconfigured to act as input pin, but not both. In addition, the tag mode has to be enabled. The so configured interrupt pin will then behave as an input pin and not as an interrupt pin. The working principle is shown in below figure:



Timing diagram for external FIFO synchronization. EFS-pin is the Interrupt pin configured to capture external events. FIFO z(0) is the least significant bit of the z-axis gyro data stored in the FIFO.

In order to enable the tag mode, bit 5 must be set in register 0x34 (see 5.5.13). The pin can be chosen in the same register, bit 4.

In this mode, the least significant bit of the z-axis is used as tag-bit, therefore losing its meaning as gyroscope data bit. The remaining 15 bits of the z-axis gyroscope data keep the same meaning as in standard mode.

Once the pin, which is configured for the tag mode, is set to high level, the next FIFO word will be marked with a tag (z-axis LSB = 1). While pin is kept at a high level, the corresponding FIFO words will continuously be tagged. After the pin is reset to low level, the immediate next FIFO word could still be tagged, and only after this word, the next tag will be reset (z-axis LSB=0). This is shown in the above diagram.

The tag synchronizes external events with the same time precision as the FIFO update rate. Therefore update rate of the tag is determined by the output data rate.

#### 4.9.4.2 FIFO Data Readout

The FIFO stores the data that are also available at the read-out registers 0x02-0x07. Thus, all configuration settings apply to the FIFO data as well as the data readout registers. The FIFO read out is possible through register 0x3F (FIFO\_DATA). The readout can be performed using burst mode. A single burst can read out one or more frames at a time. If a frame is not read completely due to an incomplete read operation, the remaining part of the frame is lost. In this case the FIFO aligns to the next frame during the next read operation.

The data format is described in 5.5.17.

##### 4.9.4.2.1 Interface speed requirements for Gyroscope FIFO use

In order to use the FIFO effectively, larger blocks of data need to be read out quickly. Depending on the output data rate of the sensor, this can impose requirements on the interface.

The output data rate of the gyroscope is determined by the filter configuration (see the data sheet of the sensor). What interface speed is required depends on the selected rate.

- For an I<sup>2</sup>C speed of 400 kHz, every filter mode can be used.
- For an I<sup>2</sup>C speed of 200 kHz, only modes with an output data rate of 1 KHz and below are recommended.
- For an I<sup>2</sup>C speed of 100 kHz, only modes with an output data rate of 400 Hz and below are recommended.

#### 4.9.4.3 FIFO Frame Counter and Overrun Flag

The frame counter (address 0x0E bits<6:0>, see 5.5.4) indicates the current fill level of the buffer. If additional frames are written to the buffer although the FIFO is full, the overrun flag (register 0x0E bit 7) is set. If the FIFO is reset, the FIFO fill level indicated in the frame\_counter<6:0> is set to '0' and the overrun flag is reset each time a write operation happens to the FIFO configuration registers.

Note: the overrun bit is not reset when the FIFO fill level frame\_counter<6:0> has decremented to '0' due to reading from the FIFO\_DATA register, but only when a write operation is performed on FIFO configuration registers.

#### 4.9.4.4 FIFO Interrupts

The FIFO supports two interrupts, a FIFO full interrupt and a watermark interrupt:

- The **FIFO full interrupt** is issued when the buffer has been fully filled with samples. In FIFO mode this occurs after 100 samples, and in STREAM mode after 99 samples, have been stored in a previously empty FIFO.  
The status of the FIFO-full interrupt may be read back through the status bit in INT\_STATUS\_1 register 0x0A.
- The **watermark interrupt** is issued when the fill level in the buffer has reached the frame number defined by the water mark level trigger in 0x3D. The status of the watermark may be read back through the address 0x0A bit 4 (fifo\_int) status bit. Writing to water mark level trigger in register 0x3D clears the FIFO buffer.

## 5. Register Maps

### 5.1 Communication with the sensor

The entire communication with the device is performed by reading from and writing to registers. Registers have a width of 8 bits; they are mapped to an 8-bit address space. Accelerometer and gyroscope have individual register maps. The selection of the appropriate register map is done on digital interface level by either selecting the corresponding chip select pin (SPI mode) or I<sup>2</sup>C address (I<sup>2</sup>C mode). For details regarding the digital interface, see chapter 0.

The functional registers and the register addresses containing functional bits are marked in the following register maps. All non-functional registers are marked as reserved and should be completely ignored by the user.

It is recommended to mask out (logical *and* with zero) non-functional bits (marked with '-') of registers which partially contain functional bits (i.e. read the register content first, changing bit by means of bit-wise operations, and write the modified byte back to the register).



## 5.2 Register Map: Accelerometer

Legend			Read-only		Read/Write		Write-only		Reserved		
Addr	Name	Reset value	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
0x7E	ACC_SOFTRESET	0x00	softreset_cmd (0xb6)								
0x7D	ACC_PWR_CTRL	0x00	acc_enable								
0x7C	ACC_PWR_CONF	0x03	pwr_save_mode								
0x7B - 0x6E: reserved											
0x6D	ACC_SELF_TEST	0x00	acc_self_test								
0x6B - 0x59: reserved											
0x58	INT_MAP_DATA	0x00	-	int2_drdy	int2_fwm	int2_full	-	int1_drdy	int1_fwm	int1_full	
0x57 - 0x55: reserved											
0x54	INT2_IO_CTRL	0x00	-	-	int2_in	int2_out	int2_od	int2_lv	-	-	
0x53	INT1_IO_CTRL	0x00	-	-	int1_in	int1_out	int1_od	int1_lv	-	-	
0x52 - 0x4A: reserved											
0x49	FIFO_CONFIG_1	0x10	-	acc_en	-	1	int1_en	int2_en	-		
0x48	FIFO_CONFIG_0	0x02	-						1	mode	
0x47	FIFO_WTM_1	0x02	-		fifo_water_mark[12:8]						
0x46	FIFO_WTM_0	0x00	fifo_water_mark[7:0]								
0x45	FIFO_DOWNS	0x80	1	fifo_downs		-					
0x44 - 0x42: reserved											
0x41	ACC_RANGE	0x01	-						acc_range		
0x40	ACC_CONF	0xA8	acc_bwp				acc_odr				
0x3F - 0x27: reserved											
0x26	FIFO_DATA	0x00	fifo_data								
0x25	FIFO_LENGTH_1	0x00	-		fifo_byte_counter[13:8]						
0x24	FIFO_LENGTH_0	0x00	fifo_byte_counter[7:0]								
0x23	TEMP_LSB	0x00	temperature[2:0]				-				
0x22	TEMP_MSB	0x00	temperature[10:3]								
0x21 - 0x1E: reserved											
0x1D	ACC_INT_STAT_1	0x00	acc_drdy	-							
0x1C - 0x1B: reserved											
0x1A	SENSORTIME_2	0x00	sensor_time[23:16]								
0x19	SENSORTIME_1	0x00	sensor_time[15:8]								
0x18	SENSORTIME_0	0x00	sensor_time[7:0]								
0x17	ACC_Z_MSB	0x00	acc_z[15:8]								
0x16	ACC_Z_LSB	0x00	acc_z[7:0]								
0x15	ACC_Y_MSB	0x00	acc_y[15:8]								
0x14	ACC_Y_LSB	0x00	acc_y[7:0]								
0x13	ACC_X_MSB	0x00	acc_x[15:8]								
0x12	ACC_X_LSB	0x00	acc_x[7:0]								
0x11 - 0x04: reserved											
0x03	ACC_STATUS	0x10	drdy_acc	-							
0x02	ACC_ERR_REG	0x00	-				error_code		-	fatal_err	
0x01	-	-	-								
0x00	ACC_CHIP_ID	0x1E	acc_chip_id								

### 5.3 Register Description: Accelerometer

#### 5.3.1 Register 0x00: ACC\_CHIP\_ID

Bit	Access	Reset value	Description
[7:0]	RO	0x1E	Contains identifier code of acceleration sensor

#### 5.3.2 Register 0x02: ACC\_ERR\_REG

Reports sensor error conditions.

Bit	Name	Access	Reset value	Description
[7:5]	<i>reserved</i>			
[4:2]	error_code	RO	0x00	Error codes for persistent errors: 0x00: no error 0x01: error occurred in accelerometer configuration (invalid data in register ACC_CONF)
[1]	<i>reserved</i>			
[0]	fatal_err	RO	0x0	Fatal Error, chip is not in operational state (Boot-, power-system). This flag will be reset only by power-on-reset or soft-reset.

#### 5.3.3 Register 0x03: ACC\_STATUS

Sensor status flag.

Bit	Name	Access	Reset value	Description
[7]	acc_drdy	RO	0x0	Data ready for Accelerometer. Reset when one acceleration data register is read out.
[6:0]	<i>reserved</i>			

### 5.3.4 Register 0x12 – 0x17: ACC data

Registers containing the acceleration sensor output. The sensor output is stored as signed 16 bit number in 2's complement format in each 2 registers. From the registers, the acceleration values can be calculated as follows:

$$\text{Accel\_X\_int16} = \text{ACC\_X\_MSB} * 256 + \text{ACC\_X\_LSB}$$

$$\text{Accel\_Y\_int16} = \text{ACC\_Y\_MSB} * 256 + \text{ACC\_Y\_LSB}$$

$$\text{Accel\_Z\_int16} = \text{ACC\_Z\_MSB} * 256 + \text{ACC\_Z\_LSB}$$

When a register is read containing the LSB value of an acceleration value, the corresponding MSB register is locked internally, until it is read. By this mechanism, it is ensured that both LSB and MSB values belong to the same acceleration value and are not updated between the readouts of the individual registers.

The unit is in LSB. The conversion from LSB to acceleration (mg) is based on the range settings and can be calculated as follows (<0x41>: content of the ACC\_RANGE register):

$$\text{Accel\_X\_in\_mg} = \text{Accel\_X\_int16} / 32768 * 1000 * 2^{(<0x41> + 1)} * 1.5$$

$$\text{Accel\_Y\_in\_mg} = \text{Accel\_Y\_int16} / 32768 * 1000 * 2^{(<0x41> + 1)} * 1.5$$

$$\text{Accel\_Z\_in\_mg} = \text{Accel\_Z\_int16} / 32768 * 1000 * 2^{(<0x41> + 1)} * 1.5$$

### 5.3.5 Register 0x18 – 0x1A: Sensortime data

Registers containing the value of the internal 24-bit counter.

- Register 0x18 (SENSORTIME\_0) contains the lower 8 bits of the counter. This register is incremented every 39.0625 µs.
- Register 0x19 (SENSORTIME\_1) contains the middle 8 bits of the counter. This register is incremented on SENSORTIME\_0 overflow, which is every 10 ms.
- Register 0x1A (SENSORTIME\_2) contains the higher 8 bits of the counter. This register is incremented on SENSORTIME\_1 overflow, which is every 2.56 s.

The complete 24-bit counter overflows after 655.36 s or almost 11 minutes.

### 5.3.6 Register 0x1D: ACC\_INT\_STAT\_1

Interrupt status register.

Bit	Name	Access	Reset value	Description
[7]	acc_drdy	RO	0x00	Acceleration data ready interrupt. Cleared on read of this register
[6:0]	<i>reserved</i>			

### 5.3.7 Register 0x22 – 0x23: Temperature sensor data

Registers containing the temperature sensor data output. The data is stored in an 11-bit value in 2's complement format. The resolution is 0.125°C/LSB, thus the temperature can be obtained as follows:

$$\text{Temp\_uint11} = (\text{TEMP\_MSB} * 8) + (\text{TEMP\_LSB} / 32)$$

if  $\text{Temp\_uint11} > 1023$ :

$$\text{Temp\_int11} = \text{Temp\_uint11} - 2048$$

else:

$$\text{Temp\_int11} = \text{Temp\_uint11}$$

$$\text{Temperature} = \text{Temp\_int11} * 0,125^\circ\text{C/LSB} + 23^\circ\text{C}$$

TEMP_MSB	TEMP_LSB	Temp_int11	Temperature
0x3E	0x00	496	85 °C
...	...	...	...
0x00	0x60	3	23.375 °C
0x00	0x40	2	23.250 °C
0x00	0x20	1	23.125 °C
0x00	0x00	0	23.0°C
...	...	...	...
0xC1	0x00	-504	-40 °C
0x80			Invalid

The temperature sensor data is updated every 1.28 s.

### 5.3.8 Register 0x24-0x25: FIFO\_LENGTH

The FIFO length registers FIFO\_LENGTH\_1 and FIFO\_LENGTH\_0 contain the 14 bit FIFO byte counter. The counter represents the current fill level of the FIFO buffer.

An empty FIFO corresponds to 0x8000. A FIFO content reset can be triggered by reading out all frames from the FIFO buffer or by writing 0xB0 into register 0x7E. The byte counter is updated when a complete frame is read or written.

### 5.3.9 Register 0x26: FIFO\_DATA

When reading out data from FIFO, burst read access must be used. The address will not increase when burst read at the address of FIFO\_DATA. The FIFO data is organized in frames as described in section 4.9.3.2.

When a frame is partially read through FIFO Data Register 0x26, it will be repeated completely with the next access. However, in case of a FIFO overflow between the first partial read and the second read attempt, the frame may be deleted.

## 5.3.10 Register 0x40: ACC\_CONF

Accelerometer configuration register.

Bit	Name	Access	Reset value	Description																						
[7:4]	acc_bwp	RW	0x0A	<p>This parameter influences the bandwidth of the accelerometer low pass filter. For details, see section 4.4.1. Possible values:</p> <table border="1"> <thead> <tr> <th>acc_bwp</th> <th>Filter setting</th> </tr> </thead> <tbody> <tr> <td>0x08</td> <td>OSR4 (4-fold oversampling)</td> </tr> <tr> <td>0x09</td> <td>OSR2 (2-fold oversampling)</td> </tr> <tr> <td>0x0A</td> <td>Normal</td> </tr> <tr> <td>others</td> <td><i>reserved</i></td> </tr> </tbody> </table>	acc_bwp	Filter setting	0x08	OSR4 (4-fold oversampling)	0x09	OSR2 (2-fold oversampling)	0x0A	Normal	others	<i>reserved</i>												
acc_bwp	Filter setting																									
0x08	OSR4 (4-fold oversampling)																									
0x09	OSR2 (2-fold oversampling)																									
0x0A	Normal																									
others	<i>reserved</i>																									
[3:0]	acc_odr	RW	0x08	<p>This parameter sets the output data rate ODR. Possible values:</p> <table border="1"> <thead> <tr> <th>acc_odr</th> <th>ODR in Hz</th> </tr> </thead> <tbody> <tr> <td>0x00 – 0x04</td> <td><i>reserved</i></td> </tr> <tr> <td>0x05</td> <td>12.5</td> </tr> <tr> <td>0x06</td> <td>25</td> </tr> <tr> <td>0x07</td> <td>50</td> </tr> <tr> <td>0x08</td> <td>100</td> </tr> <tr> <td>0x09</td> <td>200</td> </tr> <tr> <td>0x0A</td> <td>400</td> </tr> <tr> <td>0x0B</td> <td>800</td> </tr> <tr> <td>0x0C</td> <td>1600</td> </tr> <tr> <td>0x0D – 0x0F</td> <td><i>reserved</i></td> </tr> </tbody> </table>	acc_odr	ODR in Hz	0x00 – 0x04	<i>reserved</i>	0x05	12.5	0x06	25	0x07	50	0x08	100	0x09	200	0x0A	400	0x0B	800	0x0C	1600	0x0D – 0x0F	<i>reserved</i>
acc_odr	ODR in Hz																									
0x00 – 0x04	<i>reserved</i>																									
0x05	12.5																									
0x06	25																									
0x07	50																									
0x08	100																									
0x09	200																									
0x0A	400																									
0x0B	800																									
0x0C	1600																									
0x0D – 0x0F	<i>reserved</i>																									

### 5.3.11 Register 0x41: ACC\_RANGE

Accelerometer range setting register.

Bit	Name	Access	Reset value	Description										
[7:2]	<i>reserved</i>													
[1:0]	acc_range	RW	0x01	<p>This parameter sets the measurement range. Possible values:</p> <table border="1"> <thead> <tr> <th>acc_range</th> <th>Range setting</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>±3g</td> </tr> <tr> <td>0x01</td> <td>±6g</td> </tr> <tr> <td>0x02</td> <td>±12g</td> </tr> <tr> <td>0x03</td> <td>±24g</td> </tr> </tbody> </table>	acc_range	Range setting	0x00	±3g	0x01	±6g	0x02	±12g	0x03	±24g
acc_range	Range setting													
0x00	±3g													
0x01	±6g													
0x02	±12g													
0x03	±24g													

### 5.3.12 Register 0x45: FIFO\_DOWNS

Reduction of sample rate.

Bit	Name	Access	Reset value	Description
[7]	<i>Reserved</i>	<i>RW</i>	<i>0x01</i>	<b><i>This bit must always be '1'.</i></b>
[6:4]	fifo_downs	RO	0x00	<p>Reduction of sample rate by a factor <math>2^{**}fifo\_downs</math>.            Example: fifo_downs=5 will reduce the FIFO sampling rate by a factor of <math>2^{**}5 = 32</math> in relation to the chosen ODR of the sensor signal.</p>
[3:0]	<i>reserved</i>			

### 5.3.13 Register 0x46 – 0x47: FIFO\_WTM

Registers containing the 13 bit FIFO watermark level value. A FIFO water mark interrupt signal is active if the FIFO fill level is equal or greater than fifo\_water\_mark [12:0] (unit of the fifo water mark is one byte).

## 5.3.14 Register 0x48: FIFO\_CONFIG\_0

Sets the FIFO mode.

Bit	Name	Access	Reset value	Description						
[7:2]	<i>reserved</i>									
[1]	<i>Reserved</i>	RW	0x01	<b>This bit must always be '1'.</b>						
[0]	mode	RW	0x00	This parameter sets the FIFO mode. Possible values: <table border="1" data-bbox="783 645 1337 792"> <thead> <tr> <th>value</th> <th>mode</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>STREAM mode</td> </tr> <tr> <td>0x01</td> <td>FIFO mode</td> </tr> </tbody> </table>	value	mode	0x00	STREAM mode	0x01	FIFO mode
value	mode									
0x00	STREAM mode									
0x01	FIFO mode									

## 5.3.15 Register 0x49: FIFO\_CONFIG\_1

Selects sources for the FIFO buffer.

Bit	Name	Access	Reset value	Description
[7]	<i>reserved</i>			
[6]	Acc_en	RW	0x00	Enables storing of accelerometer sensor data
[5]	<i>Reserved</i>	RW	0x00	
[4]	<i>Reserved</i>	RW	0x01	<b>This bit must always be '1'.</b>
[3]	Int1_en	RW	0x00	Enables storing of captured interrupt events at pin INT1 (pin needs to be configured as input pin accordingly)
[2]	Int2_en	RW	0x00	Enables storing of captured interrupt events at pin INT2 (pin needs to be configured as input pin accordingly)
[1:0]	<i>reserved</i>			

### 5.3.16 Register 0x53: INT1\_IO\_CONF

Configures the input/output pin INT1.

Bit	Name	Access	Reset value	Description						
[7:5]	<i>reserved</i>									
[4]	int1_in	RW	0x00	Enable INT1 as input pin.						
[3]	int1_out	RW	0x00	Enable INT1 as output pin.						
[2]	int1_od	RW	0x00	<table border="1"> <thead> <tr> <th>int1_od</th> <th>Pin behavior</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Push-pull</td> </tr> <tr> <td>0x01</td> <td>Open-drain</td> </tr> </tbody> </table>	int1_od	Pin behavior	0x00	Push-pull	0x01	Open-drain
int1_od	Pin behavior									
0x00	Push-pull									
0x01	Open-drain									
[1]	int1_lvl	RW	0x00	<table border="1"> <thead> <tr> <th>int1_lvl</th> <th>Active state</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Active low</td> </tr> <tr> <td>0x01</td> <td>Active high</td> </tr> </tbody> </table>	int1_lvl	Active state	0x00	Active low	0x01	Active high
int1_lvl	Active state									
0x00	Active low									
0x01	Active high									
[0]	<i>reserved</i>									



### 5.3.17 Register 0x54: INT2\_IO\_CONF

Configures the input/output pin INT2.

Bit	Name	Access	Reset value	Description						
[7:5]	<i>reserved</i>									
[4]	int2_io	RW	0x00	Enable INT2 as input pin.						
[3]	int2_out	RW	0x00	Enable INT2 as output pin.						
[2]	int2_od	RW	0x00	<table border="1"> <thead> <tr> <th>int2_od</th> <th>Pin behavior</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Push-pull</td> </tr> <tr> <td>0x01</td> <td>Open-drain</td> </tr> </tbody> </table>	int2_od	Pin behavior	0x00	Push-pull	0x01	Open-drain
int2_od	Pin behavior									
0x00	Push-pull									
0x01	Open-drain									
[1]	int2_lvl	RW	0x00	<table border="1"> <thead> <tr> <th>int2_lvl</th> <th>Active state</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Active low</td> </tr> <tr> <td>0x01</td> <td>Active high</td> </tr> </tbody> </table>	int2_lvl	Active state	0x00	Active low	0x01	Active high
int2_lvl	Active state									
0x00	Active low									
0x01	Active high									
[0]	<i>reserved</i>									

### 5.3.18 Register 0x58: INT1\_INT2\_MAP\_DATA

Map data ready interrupt to output pin INT1 and/or INT2.

Bit	Name	Access	Reset value	Description
[7]	<i>reserved</i>			
[6]	int2_drdy	RW	0x00	Map data ready interrupt to pin INT2
[5]	int2_fwm	RW	0x00	Map FIFO watermark interrupt to pin INT2
[4]	int2_full	RW	0x00	Map FIFO full interrupt to pin INT2
[5:3]	<i>reserved</i>			
[2]	int1_drdy	RW	0x00	Map data ready interrupt to pin INT1
[1]	int1_fwm	RW	0x00	Map FIFO watermark interrupt to pin INT1
[0]	int1_full	RW	0x00	Map FIFO full interrupt to pin INT1

### 5.3.19 Register 0x6D: ACC\_SELF\_TEST

Enables the sensor self-test signal, occurring as a steady offset to the sensor output. Note that the self-test needs to be switched off actively by the user (details see 4.6.1).

Bit	Access	Reset value	Description								
[7:0]	RW	0x00	<table border="1"> <thead> <tr> <th>self_test</th> <th>Behaviour</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Self-test is switched off.</td> </tr> <tr> <td>0x0D</td> <td>Enable positive self-test signal.</td> </tr> <tr> <td>0x09</td> <td>Enable negative self-test signal.</td> </tr> </tbody> </table>	self_test	Behaviour	0x00	Self-test is switched off.	0x0D	Enable positive self-test signal.	0x09	Enable negative self-test signal.
self_test	Behaviour										
0x00	Self-test is switched off.										
0x0D	Enable positive self-test signal.										
0x09	Enable negative self-test signal.										

### 5.3.20 Register 0x7C: ACC\_PWR\_CONF

Switches accelerometer into suspend mode for saving power. In this mode the data acquisition is stopped.

Bit	Name	Access	Reset value	Description						
[7:0]	acc_pwr_save	RW	0x03	<table border="1"> <thead> <tr> <th>acc_pwr_save</th> <th>Filter setting</th> </tr> </thead> <tbody> <tr> <td>0x03</td> <td>Suspend mode</td> </tr> <tr> <td>0x00</td> <td>Active mode</td> </tr> </tbody> </table>	acc_pwr_save	Filter setting	0x03	Suspend mode	0x00	Active mode
acc_pwr_save	Filter setting									
0x03	Suspend mode									
0x00	Active mode									

### 5.3.21 Register 0x7D: ACC\_PWR\_CTRL

Switches accelerometer ON or OFF. Required to do after every reset in order to obtain acceleration values.

Bit	Name	Access	Reset value	Description						
[7:0]	acc_enable	RW	0x00	<table border="1"> <thead> <tr> <th>acc_enable</th> <th>Filter setting</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Accelerometer off</td> </tr> <tr> <td>0x04</td> <td>Accelerometer on</td> </tr> </tbody> </table>	acc_enable	Filter setting	0x00	Accelerometer off	0x04	Accelerometer on
acc_enable	Filter setting									
0x00	Accelerometer off									
0x04	Accelerometer on									

## 5.3.22 Register 0x7E: ACC\_SOFTRESET

Bit	Access	Reset value	Description
[7:0]	W	N/A	Writing a value of <b>0xB6</b> to this register resets the sensor. (Do not write any other content to this register.) Following a delay of 1 ms, all configuration settings are overwritten with their reset value. The soft-reset can be triggered from any operation mode.

## 5.4 Register Map: Gyroscope

Legend			Read-only		Read/Write		Write-only		Reserved	
Addr	Name	Reset value	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0x3F	FIFO_DATA	N/A	fifo_data_output_register							
0x3E	FIFO_CONFIG_1	0x00	fifo_mode	-						
0x3D	FIFO_CONFIG_0	0x00	fifo_water_mark_level_trigger_retain							
0x3C	GYRO_SELF_TEST	N/A	-			rate_ok	-	bist_fail	bist_rdy	trig_bist
0x3B - 0x35: reserved			-							
0x34	FIFO_EXT_INT_S	0x00	-		ext_fifo_s_en	ext_fifo_s_sel	-			
0x33 - 0x1F: reserved			-							
0x1E	FIFO_WM_EN	0x00	fifo_watermark_enable							
0x1D - 0x19: reserved			-							
0x18	INT3_INT4_IO_MAP	0x00	Int4_data	-	Int4_fifo	-	Int3_fifo	-	Int3_data	
0x17: reserved			-							
0x16	INT3_INT4_IO_CONF	0x0F	-			Int4_od	Int4_lm	Int3_od	Int3_lm	
0x15	GYRO_INT_CTRL	0x00	data_en	fifo_en	-					
0x14	GYRO_SOFTRESET	N/A	softreset							
0x13 - 0x12: reserved			-							
0x11	GYRO_LPM1	0x00	gyro_pm							
0x10	GYRO_BANDWIDTH	0x80	gyro_bw							
0x0F	GYRO_RANGE	0x00	gyro_range							
0x0E	FIFO_STATUS	N/A	fifo_overrun	fifo_frame_counter						
0x0D - 0x0B: reserved			-							
0x0A	GYRO_INT_STAT_1	N/A	gyro_drdy	-			fifo_int	-		
0x09 - 0x08: reserved			-							
0x07	RATE_Z_MSB	N/A	rate_z[15:8]							
0x06	RATE_Z_LSB	N/A	rate_z[7:0]							
0x05	RATE_Y_MSB	N/A	rate_y[15:8]							
0x04	RATE_Y_LSB	N/A	rate_y[7:0]							
0x03	RATE_X_MSB	N/A	rate_x[15:8]							
0x02	RATE_X_LSB	N/A	rate_x[7:0]							
0x01	Reserved	N/A	-							
0x00	GYRO_CHIP_ID	0x0F	gyro_chip_id							

## 5.5 Register Description: Gyroscope

### 5.5.1 Register 0x00: GYRO\_CHIP\_ID

Bit	Access	Reset value	Description
[7:0]	RO	0x0F	Contains identifier code of gyroscope.

### 5.5.2 Register 0x02 – 0x07: Rate data

Registers containing the angular velocity sensor output. The sensor output is stored as signed 16-bit number in 2's complement format in each 2 registers. From the registers, the gyro values can be calculated as follows:

Rate\_X:  $\text{RATE\_X\_MSB} * 256 + \text{RATE\_X\_LSB}$

Rate\_Y:  $\text{RATE\_Y\_MSB} * 256 + \text{RATE\_Y\_LSB}$

Rate\_Z:  $\text{RATE\_Z\_MSB} * 256 + \text{RATE\_Z\_LSB}$

When a register is read containing the LSB value of a rate value, the corresponding MSB register is locked internally, until it is read. By this mechanism, it is ensured that both LSB and MSB values belong to the same rate range value and are not updated between the readouts of the individual registers.

The unit is in LSB. The conversion from LSB to angular velocity (degree per second) is based on the range settings (see 5.5.5). For example, for the default range setting of 0x00 in register 0x0F, the following conversion table applies:

Sensor output [LSB]	Angular rate (in 2000°/s range mode)
+32767	+ 2000°/s
...	...
0	0°/s
...	...
-32767	- 2000°/s

### 5.5.3 Register 0x0A: GYRO\_INT\_STAT\_1

Bit	Name	Access	Reset value	Description
[7]	gyro_drdy	RO	N/A	Data ready interrupt status. The interrupt is cleared automatically after 280-400 $\mu$ s.
[6:5]	<i>reserved</i>			
[4]	fifo_int	RO	N/A	FIFO interrupt status
[3:0]	<i>reserved</i>			

### 5.5.4 Register 0x0E: FIFO\_STATUS

The register contains FIFO status information.

Bit	Name	Access	Reset value	Description
[7]	Fifo_overrun	RO	N/A	If set, FIFO overrun condition has occurred. Note: flag can only be cleared by writing to the FIFO configuration register FIFO_CONFIG_1
[6:0]	Fifo_frame_counter	RO	N/A	Current fill level of FIFO buffer. An empty FIFO corresponds to 0x00. The frame counter can be cleared by reading out all frames from the FIFO buffer or writing to the FIFO configuration register FIFO_CONFIG_1.

## 5.5.5 Register 0x0F: GYRO\_RANGE

Bit	Access	Reset value	Description																		
[7:0]	RW	0x00	Angular rate range and resolution. Possible values: <table border="1" data-bbox="555 432 1410 916"> <thead> <tr> <th>gyro_range</th> <th>Full scale [°/s]</th> <th>Resolution</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>±2000</td> <td>16.384 LSB/°/s ⇔ 61.0 m°/s / LSB</td> </tr> <tr> <td>0x01</td> <td>±1000</td> <td>32.768 LSB/°/s ⇔ 30.5 m°/s / LSB</td> </tr> <tr> <td>0x02</td> <td>±500</td> <td>65.536 LSB/°/s ⇔ 15.3 m°/s / LSB</td> </tr> <tr> <td>0x03</td> <td>±250</td> <td>131.072 LSB/°/s ⇔ 7.6 m°/s / LSB</td> </tr> <tr> <td>0x04</td> <td>±125</td> <td>262.144 LSB/°/s ⇔ 3.8m°/s / LSB</td> </tr> </tbody> </table>	gyro_range	Full scale [°/s]	Resolution	0x00	±2000	16.384 LSB/°/s ⇔ 61.0 m°/s / LSB	0x01	±1000	32.768 LSB/°/s ⇔ 30.5 m°/s / LSB	0x02	±500	65.536 LSB/°/s ⇔ 15.3 m°/s / LSB	0x03	±250	131.072 LSB/°/s ⇔ 7.6 m°/s / LSB	0x04	±125	262.144 LSB/°/s ⇔ 3.8m°/s / LSB
gyro_range	Full scale [°/s]	Resolution																			
0x00	±2000	16.384 LSB/°/s ⇔ 61.0 m°/s / LSB																			
0x01	±1000	32.768 LSB/°/s ⇔ 30.5 m°/s / LSB																			
0x02	±500	65.536 LSB/°/s ⇔ 15.3 m°/s / LSB																			
0x03	±250	131.072 LSB/°/s ⇔ 7.6 m°/s / LSB																			
0x04	±125	262.144 LSB/°/s ⇔ 3.8m°/s / LSB																			

## 5.5.6 Register 0x10: GYRO\_BANDWIDTH

Bit	Access	Reset value	Description																											
[7:0]	RW	0x80 <sup>1</sup>	The register allows the selection of the rate data filter bandwidth and output data rate (ODR). Possible values: <table border="1" data-bbox="555 1294 1410 1742"> <thead> <tr> <th>gyro_bw</th> <th>ODR [Hz]</th> <th>Filter bandwidth [Hz]</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>2000</td> <td>532</td> </tr> <tr> <td>0x01</td> <td>2000</td> <td>230</td> </tr> <tr> <td>0x02</td> <td>1000</td> <td>116</td> </tr> <tr> <td>0x03</td> <td>400</td> <td>47</td> </tr> <tr> <td>0x04</td> <td>200</td> <td>23</td> </tr> <tr> <td>0x05</td> <td>100</td> <td>12</td> </tr> <tr> <td>0x06</td> <td>200</td> <td>64</td> </tr> <tr> <td>0x07</td> <td>100</td> <td>32</td> </tr> </tbody> </table>	gyro_bw	ODR [Hz]	Filter bandwidth [Hz]	0x00	2000	532	0x01	2000	230	0x02	1000	116	0x03	400	47	0x04	200	23	0x05	100	12	0x06	200	64	0x07	100	32
gyro_bw	ODR [Hz]	Filter bandwidth [Hz]																												
0x00	2000	532																												
0x01	2000	230																												
0x02	1000	116																												
0x03	400	47																												
0x04	200	23																												
0x05	100	12																												
0x06	200	64																												
0x07	100	32																												

<sup>1</sup> Note: bit #7 is read-only and always ,1', but has no function and can safely be ignored.

### 5.5.7 Register 0x11: GYRO\_LPM1

Selection of the main power modes. Please note that only switching between normal mode and the suspend modes is allowed, it is not possible to switch between suspend and deep suspend and vice versa.

Bit	Access	Reset value	Description								
[7:0]	RW	0x00	Switch to the main power modes. <table border="1" data-bbox="555 519 1086 721"> <thead> <tr> <th>gyro_pm</th> <th>Power mode</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>normal</td> </tr> <tr> <td>0x80</td> <td>suspend</td> </tr> <tr> <td>0x20</td> <td>deep suspend</td> </tr> </tbody> </table>	gyro_pm	Power mode	0x00	normal	0x80	suspend	0x20	deep suspend
gyro_pm	Power mode										
0x00	normal										
0x80	suspend										
0x20	deep suspend										

### 5.5.8 Register 0x14: GYRO\_SOFTRESET

Bit	Access	Reset value	Description
[7:0]	W	N/A	Writing a value of <b>0xB6</b> to this register resets the sensor. (Other values are ignored.) Following a delay of 30 ms, all configuration settings are overwritten with their reset value. The soft reset can be triggered from any operation mode.

### 5.5.9 Register 0x15: GYRO\_INT\_CTRL

Bit	Access	Reset value	Description
[7]	RW	0x0	Enables the new data interrupt to be triggered on new data.
[6]	RW	0x0	Enables the FIFO interrupt.
[5:0]			<i>reserved</i>



### 5.5.10 Register 0x16: INT3\_INT4\_IO\_CONF

Sets electrical and logical properties of the interrupt pins.

Bit	Name	Access	Reset value	Description						
[3]	Int4_od	RW	'1'	<table border="1"> <thead> <tr> <th>Int4_od</th> <th>Pin INT4 output configuration</th> </tr> </thead> <tbody> <tr> <td>'0'</td> <td>Push-pull</td> </tr> <tr> <td>'1'</td> <td>Open-drain</td> </tr> </tbody> </table>	Int4_od	Pin INT4 output configuration	'0'	Push-pull	'1'	Open-drain
Int4_od	Pin INT4 output configuration									
'0'	Push-pull									
'1'	Open-drain									
[2]	Int4_lvl	RW	'1'	<table border="1"> <thead> <tr> <th>Int4_lvl</th> <th>Pin INT4 active state</th> </tr> </thead> <tbody> <tr> <td>'0'</td> <td>Active low</td> </tr> <tr> <td>'1'</td> <td>Active high</td> </tr> </tbody> </table>	Int4_lvl	Pin INT4 active state	'0'	Active low	'1'	Active high
Int4_lvl	Pin INT4 active state									
'0'	Active low									
'1'	Active high									
[1]	Int3_od	RW	'1'	<table border="1"> <thead> <tr> <th>Int3_od</th> <th>Pin INT3 output configuration</th> </tr> </thead> <tbody> <tr> <td>'0'</td> <td>Push-pull</td> </tr> <tr> <td>'1'</td> <td>Open-drain</td> </tr> </tbody> </table>	Int3_od	Pin INT3 output configuration	'0'	Push-pull	'1'	Open-drain
Int3_od	Pin INT3 output configuration									
'0'	Push-pull									
'1'	Open-drain									
[0]	Int3_lvl	RW	'1'	<table border="1"> <thead> <tr> <th>Int3_lvl</th> <th>Pin INT3 active state</th> </tr> </thead> <tbody> <tr> <td>'0'</td> <td>Active low</td> </tr> <tr> <td>'1'</td> <td>Active high</td> </tr> </tbody> </table>	Int3_lvl	Pin INT3 active state	'0'	Active low	'1'	Active high
Int3_lvl	Pin INT3 active state									
'0'	Active low									
'1'	Active high									

### 5.5.11 Register 0x18: INT3\_INT4\_IO\_MAP

Map the data ready interrupt pin to one of the interrupt pins INT3 and/or INT4.

Bit	Access	Reset value	Description
[7]	RW	0x0	Data ready interrupt is mapped to INT4 pin.
[6]			<i>reserved</i>
[5]	RW	0x0	FIFO interrupt is mapped to INT4.
[4:3]			<i>reserved</i>
[2]	RW	0x0	FIFO interrupt is mapped to INT3.
[1]			<i>reserved</i>
[0]	RW	0x0	Data ready interrupt is mapped to INT3 pin.

### 5.5.12 Register 0x1E: FIFO\_WM\_ENABLE

Enables FIFO watermark level interrupt.

Bit	Access	Reset value	Description						
[7:0]	RW	0x08	<table border="1"> <thead> <tr> <th>Value</th> <th>description</th> </tr> </thead> <tbody> <tr> <td>0x08</td> <td>FIFO watermark level interrupt disabled</td> </tr> <tr> <td>0x88</td> <td>FIFO watermark level interrupt enabled</td> </tr> </tbody> </table>	Value	description	0x08	FIFO watermark level interrupt disabled	0x88	FIFO watermark level interrupt enabled
Value	description								
0x08	FIFO watermark level interrupt disabled								
0x88	FIFO watermark level interrupt enabled								

### 5.5.13 Register 0x34: FIFO\_EXT\_INT\_S

Bit	Access	Reset value	Description						
[7:6]			<i>reserved</i>						
[5]	RW	0x00	It set, enables external FIFO synchronization mode						
[4]	RW	0x00	Selects source for external FIFO synchronization <table border="1"> <thead> <tr> <th>ext_fifo_s_sel</th> <th>Behavior</th> </tr> </thead> <tbody> <tr> <td>0x0</td> <td>Source is pin INT3</td> </tr> <tr> <td>0x1</td> <td>Source is pin INT4</td> </tr> </tbody> </table>	ext_fifo_s_sel	Behavior	0x0	Source is pin INT3	0x1	Source is pin INT4
ext_fifo_s_sel	Behavior								
0x0	Source is pin INT3								
0x1	Source is pin INT4								
[3:0]			<i>reserved</i>						

### 5.5.14 Register 0x3C: GYRO\_SELF\_TEST

Built-in self-test of gyroscope.

Bit	Access	Name	Reset value	Description
[4]	R	rate_ok	'0'	A value of '1' indicates proper sensor function.
[2]	R	bist_fail	'0'	If '0' and bist_rdy = '1': built-in self-test is ok, sensor is ok If '1' and bist_rdy = '1': built-in self-test is not ok, sensor values may not be in expected range
[1]	R	bist_rdy	'0'	If bit is '1', built-in self-test has been performed and finished
[0]	W	trig_bist	N/A	Setting this bit to '1' (i.e. writing 0x01 to this register) starts the built-in self-test.

### 5.5.15 Register 0x3D: FIFO\_CONFIG\_0

Bit	Access	Reset value	Description
[7]	<i>Reserved</i>		
[6:0]	RW	0x00	fifo_water_mark_level_trigger_retain<6:0> defines the FIFO watermark level. An interrupt will be generated, when the number of entries in the FIFO exceeds fifo_water_mark_level_trigger_retain<6:0>. Writing to this register clears the FIFO buffer.

### 5.5.16 Register 0x3E: FIFO\_CONFIG\_1


Contains FIFO configuration settings. The FIFO buffer memory is cleared and the fifo-full flag is cleared when writing to FIFO\_CONFIG\_1 register. In addition, the FIFO overrun flag (see 5.5.4) is cleared (it overrun occurred before).

Bit	Access	Reset value	Description												
[7:0]	RW	0x08	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">fifo_mode</th> <th style="width: 15%;">mode</th> <th style="width: 70%;">description</th> </tr> </thead> <tbody> <tr> <td>0x40</td> <td>FIFO</td> <td>data collection stops once buffer is full (i.e. filled with 100 frames)</td> </tr> <tr> <td>0x80</td> <td>STREAM</td> <td>sampling continues when buffer is full (i.e. filled with 99 frames); old is discarded</td> </tr> <tr> <td><i>else</i></td> <td colspan="2" style="text-align: center;"><i>reserved</i></td> </tr> </tbody> </table>	fifo_mode	mode	description	0x40	FIFO	data collection stops once buffer is full (i.e. filled with 100 frames)	0x80	STREAM	sampling continues when buffer is full (i.e. filled with 99 frames); old is discarded	<i>else</i>	<i>reserved</i>	
fifo_mode	mode	description													
0x40	FIFO	data collection stops once buffer is full (i.e. filled with 100 frames)													
0x80	STREAM	sampling continues when buffer is full (i.e. filled with 99 frames); old is discarded													
<i>else</i>	<i>reserved</i>														

### 5.5.17 Register 0x3F: FIFO\_DATA

FIFO data readout register. The format of the LSB and MSB components corresponds to that of the angular rate data readout registers. Read burst access may be used since the address counter will not increment when the read burst is started at the address of FIFO\_DATA. The entire frame is discarded when a frame is only partially read out.

The format of the data read-out from register 0x3F is as follows:



## 6. Digital Interface

The BMI088 supports two serial digital interface protocols for communication as a slave with a host device: SPI and I<sup>2</sup>C. The active interface is selected by the state of the Pin#07 (PS) 'protocol select' pin:

- PS = 'VDDIO' selects I<sup>2</sup>C
- PS = 'GND' selects SPI

### Important:

- Please note that in case of SPI protocol the initialization process for the accelerometer part of BMI088 requires some additional steps (see chapter 3).
- Please also note that as the pins of the package are shared between accelerometer and gyroscope part, it is not advisable to configure different interfaces for the two parts.

Both digital interfaces share partly the same pins. Additionally each inertial sensor (accelerometer and gyroscope) provides specific interface pins, which allow the user to operate the inertial sensors independently of each other. The mapping for each interface and each inertial sensor is given in the following table:

Table 10: Mapping of the interface pins

Pin#	Name	use w/ SPI	use w/ I <sup>2</sup> C	Description
15	SDO1	SDO1	address	SPI: Accel Data Output I <sup>2</sup> C: Used to set LSB of Accel I <sup>2</sup> C address
10	SDO2	SDO2	address	SPI: Gyro Data Output I <sup>2</sup> C: Used to set LSB of Gyro I <sup>2</sup> C address
9	SDA/ SDI	SDI	SDA	SPI: Accel and Gyro Data In I <sup>2</sup> C: Serial Data
14	CSB1	CSB1	unused	SPI: Accel Chip Select (enable)
5	CSB2	CSB2	unused	SPI: Gyro Chip Select (enable)
8	SCL/ SCK	SCK	SCL	SPI: Serial Clock SCK I <sup>2</sup> C: Serial Clock SCL

The following table shows the electrical specifications of the interface pins:

Table 11: Electrical specification of the interface pins

Parameter	Symbol	Condition	Min	Typ	Max	Units
Pull-up Resistance, CSB pin	R <sub>up</sub>	Internal Pull-up Resistance to VDDIO	75	100	125	kΩ
Input Capacitance	C <sub>in</sub>			5	10	pF
I <sup>2</sup> C Bus Load Capacitance (max. drive capability)	C <sub>I2C_Load</sub>				400	pF

In order to allow for the correct internal synchronisation of data written to the BMI088, a **wait time** of at least 2 μs (normal mode) or 1000 μs (suspend mode) must be followed.

## 6.1 Serial Peripheral Interface (SPI)

The behavior of the SPI interface is slightly different between gyroscope part and accelerometer part:

- Initialization phase: as described in chapter 3, the interface of the gyroscope part is selected by the level of the PS pin. In contrast to this, the accelerometer part starts always in I<sup>2</sup>C mode (regardless of the level of the PS pin) and needs to be changed to SPI mode actively by sending a rising edge on the CSB1 pin (chip select of the accelerometer), on which the accelerometer part switches to SPI mode and stays in this mode until the next power-up-reset. To change the sensor to SPI mode in the initialization phase, the user could perform a dummy SPI read operation, e.g. of register ACC\_CHIP\_ID (the obtained value will be invalid).
- In case of read operations, the SPI interface of the accelerometer part does not send the requested information directly after the master has send the corresponding register address, but sends a dummy byte first, whose content is not predictable. Only after this dummy byte the desired content is sent. (This dummy byte procedure does not apply to the gyroscope part.) Please find more details below in section 6.1.2.

The timing specification for SPI of the BMI088 is given in the following table:

Table 12: SPI timing

Parameter	Symbol	Condition	Min	Max	Units
Clock Frequency	$f_{\text{SPI}}$	Max. Load on SDI or SDO = 25pF		10	MHz
SCK Low Pulse	$t_{\text{SCKL}}$		45		ns
SCK High Pulse	$t_{\text{SCKH}}$		45		ns
SDI Setup Time	$t_{\text{SDI\_setup}}$		20		ns
SDI Hold Time	$t_{\text{SDI\_hold}}$		20		ns
SDO Output Delay	$t_{\text{SDO\_OD}}$	Load = 25pF		30	ns
		Load = 250pF, VDDIO > 2.4V		40	ns
CSB Setup Time	$t_{\text{CSB\_setup}}$		40		ns
CSB Hold Time	$t_{\text{CSB\_hold}}$		40		ns
Idle time between write accesses	$t_{\text{IDLE\_wacc}}$	normal mode	2		$\mu\text{s}$

The following figure shows the definition of the SPI timings:




Figure 2: SPI timing diagram

The SPI interface of the BMI088 is compatible with two modes, '00' and '11'. The automatic selection between [CPOL = '0' and CPHA = '0'] and [CPOL = '1' and CPHA = '1'] is controlled based on the value of SCK after a falling edge of CSB (1 or 2).

### 6.1.1 SPI interface of gyroscope part

For single byte read as well as write operations, 16-bit protocols are used. The SPI interface also supports multiple-byte read operations (burst-read).

The communication starts when the CSB (1 or 2) is pulled low by the SPI master and stops when CSB (1 or 2) is pulled high. SCK is also controlled by SPI master. SDI and SDO (1 or 2) are driven at the falling edge of SCK and should be captured at the rising edge of SCK.

The **data bits** are used as follows:

- Bit #0: Read/Write bit. When 0, the data SDI is written into the chip. When 1, the data SDO from the chip is read.
- Bit #1-7: Address AD(6:0).
- Bit #8-15: when in write mode, these are the data SDI, which will be written into the address. When in read mode, these are the data SDO, which are read from the address.

Multiple read operations (**burst-read**) are possible by keeping CSB low and continuing the data transfer (i.e. continuing to toggle SCK). Only the first register address has to be written. Addresses are automatically incremented after each read access as long as CSB stays active low.

### 6.1.2 SPI interface of accelerometer part

In case of read operations of the accelerometer part, the requested data is not sent immediately, but instead first a dummy byte is sent, and after this dummy byte the actual requested register content is transmitted.

This means that – in contrast to the description in section 6.1.1 – a single byte read operation requires to read 2 bytes in burst mode, of which the first received byte can be discarded, while the second byte contains the desired data.

The same applies to burst-read operations. For example, to read the accelerometer values in SPI mode, the user has to read 7 bytes, starting from address 0x12 (ACC data). From these bytes the user must discard the first byte and finds the acceleration information in byte #2 – #7 (corresponding to the content of the addresses 0x12 – 0x17).

The **data bits** are used as follows:

- Bit #0: Read/Write bit. When 0, the data SDI is written into the chip. When 1, the data SDO from the chip is read.
- Bit #1-7: Address AD(6:0).
- Bit #8-15:
  - When in write mode, these are the data SDI, which will be written into the address.
  - When in read mode, these bits contain unpredictable values, and the user has to read Bit #16-23 to get the actual data from the reading address.

## 6.2 Inter-Integrated Circuit (I<sup>2</sup>C)

The I<sup>2</sup>C bus uses SCL (= SCx pin, serial clock) and SDA (= SDx pin, serial data input and output) signal lines. Both lines are connected to VDDIO externally via pull-up resistors so that they are pulled high when the bus is free.

The I<sup>2</sup>C interface of the BMI088 is compatible with the I<sup>2</sup>C Specification UM10204 Rev. 03 (19 June 2007), available at <http://www.nxp.com>. The BMI088 supports I<sup>2</sup>C standard mode and fast mode, only 7-bit address mode is supported.

The **default I<sup>2</sup>C addresses** are:

- ▶ Accelerometer:
  - ▶ SDO1 pin pulled to 'GND': 0011000b (0x18)
  - ▶ SDO1 pin pulled to 'VDDIO': 0011001b (0x19)
- ▶ Gyroscope:
  - ▶ SDO2 pin pulled to 'GND': 1101000b (0x68)
  - ▶ SDO2 pin pulled to 'VDDIO': 1101001b (0x69)

The timing specification for I<sup>2</sup>C of the BMI088 is given in table 13:



Table 13: I<sup>2</sup>C timings

Parameter	Symbol	Min	Max	Units
Clock Frequency	$f_{SCL}$		400	kHz
SCL Low Period	$t_{LOW}$	1.3		μs
SCL High Period	$t_{HIGH}$	0.6		
SDA Setup Time	$t_{SUDAT}$	0.1		
SDA Hold Time	$t_{HDDAT}$	0.0		
Setup Time for a repeated Start Condition	$t_{SUSTA}$	0.6		
Hold Time for a Start Condition	$t_{HDSTA}$	0.6		
Setup Time for a Stop Condition	$t_{SUSTO}$	0.6		
Time before a new Transmission can start	$t_{BUF}$	1.3		
Idle time between write accesses, normal mode	$t_{IDLE\_wacc\_nm}$	2		
Idle time between write accesses, suspend mode	$t_{IDLE\_wacc\_sum}$	450		μs

Figure 3 shows the definition of the I<sup>2</sup>C timings given in table 13:




Figure 3: I<sup>2</sup>C timing diagram

The I<sup>2</sup>C protocol works as follows:

**START:** Data transmission on the bus begins with a high to low transition on the SDA line while SCL is held high (start condition (S) indicated by I<sup>2</sup>C bus master). Once the START signal is transferred by the master, the bus is considered busy.

**STOP:** Each data transfer should be terminated by a Stop signal (P) generated by master. The STOP condition is a low to HIGH transition on SDA line while SCL is held high.

**ACK:** Each byte of data transferred must be acknowledged. It is indicated by an acknowledge bit sent by the receiver. The transmitter must release the SDA line (no pull down) during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

In the following diagrams, these abbreviations are used:

S	Start
P	Stop
ACKS	Acknowledge by slave
ACKM	Acknowledge by master
NACKM	Not acknowledge by master
RW	Read / Write

A START immediately followed by a STOP (without SCL toggling from 'VDDIO' to 'GND') is not supported. If such a combination occurs, the STOP is not recognized by the device.

**I<sup>2</sup>C write access:**

I<sup>2</sup>C write access can be used to write a data byte in one sequence.

The sequence begins with start condition generated by the master, followed by 7 bits slave address and a write bit (RW = 0). The slave sends an acknowledge bit (ACK = 0) and releases the bus. Then the master sends the one byte register address. The slave again acknowledges the transmission and waits for the 8 bits of data, which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Example of an I<sup>2</sup>C write access to the accelerometer, writing 0xA8 to address 0x40 (i.e. setting continuous filter function, averaging to 4 samples, ODR to 100Hz):




Figure 4: I<sup>2</sup>C write

**I<sup>2</sup>C read access:**

I<sup>2</sup>C read access also can be used to read one or multiple data bytes in one sequence.

A read sequence consists of a one-byte I<sup>2</sup>C write phase followed by the I<sup>2</sup>C read phase. The two parts of the transmission must be separated by a repeated start condition (Sr). The I<sup>2</sup>C write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (RW = 1). Then the master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A

NACKM (ACK = 1) from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission. The register address is automatically incremented and, therefore, more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified in the latest I<sup>2</sup>C write command. By default, the start address is set at 0x00. In this way, repetitive multi-bytes reads from the same starting address are possible.

Example of an I<sup>2</sup>C read access to the accelerometer, reading all 6 bytes containing acceleration data (0x12-0x17):



Figure 5: I<sup>2</sup>C multiple read

## 7. Pin-out and Connection Diagram




Figure 6: Pin-out top view




Figure 7: Pin-out bottom view

### 7.1 Pin-out

Table 14: Pin<sub>i</sub>description

Pin#	Name	I/O Type	Description	SPI mode	I <sup>2</sup> C mode
1*	INT2	Digital I/O	Interrupt pin 2 (accel int #2)	INT2	INT2
2	NC	--	--	GND	GND
3	VDD	Supply	Power supply analog & digital domain (2.4 – 3.6V)	VDD	VDD
4	GND <sub>A</sub>	Ground	Ground for analog domain	GND	GND
5	CSB <sub>2</sub>	Digital in	SPI Chip select Gyro	CSB <sub>2</sub>	DNC (float)
6	GND <sub>I/O</sub>	Ground	Ground for I/O	GND	GND
7	PS	Digital in	Protocol select gyroscope (GND = SPI, VDD <sub>I/O</sub> = I <sup>2</sup> C)	GND	VDD <sub>I/O</sub>
8	SCL/ SCK	Digital in	SPI: serial clock SCK I <sup>2</sup> C: serial clock SCL	SCK	SCL
9	SDA/ SDI	Digital I/O	I <sup>2</sup> C: SDA serial data I/O SPI 4W: SDI serial data I SPI 3W: SDA serial data I/O	SDI	SDA
10	SDO <sub>2</sub>	Digital out	SPI Serial data out Gyro Address select in I <sup>2</sup> C mode see chapter 9.2	SDO <sub>2</sub>	GND for default addr.
11	VDD <sub>I/O</sub>	Supply	Digital I/O supply voltage (1.2V ... 3.6V)	VDD <sub>I/O</sub>	VDD <sub>I/O</sub>
12*	INT <sub>3</sub>	Digital I/O	Interrupt pin 3 (gyro int #1)	INT <sub>3</sub>	INT <sub>3</sub>
13*	INT <sub>4</sub>	Digital I/O	Interrupt pin 4 (gyro int #2)	INT <sub>4</sub>	INT <sub>4</sub>
14	CSB <sub>1</sub>	Digital in	SPI Chip select Accel	CSB <sub>1</sub>	VDD <sub>I/O</sub> or DNC (float)
15	SDO <sub>1</sub>	Digital out	SPI Serial data out Accel Address select in I <sup>2</sup> C mode see chapter 9.2	SDO <sub>1</sub>	GND for default addr.
16*	INT <sub>1</sub>	Digital I/O	Interrupt pin 1 (accel int #1)	INT <sub>1</sub>	INT <sub>1</sub>

\* If INT are not used, do not connect them (DNC)!

### 7.2 Connection diagram SPI




Figure 8: SPI connection

### 7.3 Connection diagram I<sup>2</sup>C




Figure 9: I<sup>2</sup>C connection

## 8. Package

### 8.1 Outline Dimensions

The sensor housing is a standard LGA package. Its dimensions are the following. Unit is mm. Note: Unless otherwise specified tolerance = decimal ± 0.05




Figure 10: Package dimensions

## 8.2 Landing pattern

For the design of the landing patterns, we recommend the following dimensioning:




Figure 11: Landing pattern recommendation

Same tolerances as given for the outline dimensions in 8.1 should be assumed. A wiring no-go area in the top layer of the PCB below the sensor is strongly recommended (e.g. no vias, wires or other metal structures).

### 8.3 Sensing axes orientation

If the sensor is accelerated and/or rotated in the indicated directions, the corresponding channels of the device will deliver a positive acceleration and/or yaw rate signal (dynamic acceleration). If the sensor is at rest without any rotation and the force of gravity is acting contrary to the indicated directions, the output of the corresponding acceleration channel will be positive and the corresponding gyroscope channel will be “zero” (static acceleration).

Example: If the sensor is at rest or at uniform motion in a gravity field according to the figure given below, the output signals are:

- 0g for the X ACC channel and 0°/sec for the  $\Omega_x$  GYR channel
- 0g for the Y ACC channel and 0°/sec for the  $\Omega_y$  GYR channel
- + 1g for the Z ACC channel and 0°/sec for the  $\Omega_z$  GYR channel




Figure 12: Orientation of sensing axis

The following table lists all corresponding output signals on X, Y, Z while the sensor is at rest or at uniform motion in a gravity field under assumption of a top down gravity vector as shown above. The gyroscope signals  $\Omega_x, \Omega_y, \Omega_z$  show 0dps output under these static conditions.

Table 15: Output signals depending on device orientation


Sensor orientation (gravity vector ↓)						
Output Signal X	0g	+1g	0g	-1g	0g	0g
Output Signal Y	-1g	0g	+1g	0g	0g	0g
Output Signal Z	0g	0g	0g	0g	+1g	-1g



## 8.4 Marking


### 8.4.1 Mass production samples

Table 16: Marking of mass production parts

Labeling	Name	Symbol	Remark
	Product number	365	3 numeric digits, fixed to identify product type
	Sub-con ID	L	1 alphanumeric digit, variable to identify sub-con
	Date-Code	YYWW	4 numeric digits, fixed to identify YY = "year" WW = "working week"
	Lot counter	CCC	3 alphanumeric digits, variable to generate mass production trace-code
	Pin 1 identifier	●	--

### 8.4.2 Engineering samples

Table 17: Marking of engineering samples

Labeling	Name	Symbol	Remark
	Eng. sample ID	N	1 alphanumeric digit, fixed to identify engineering sample, N = "+" or "e" or "E"
	Sample ID	PYYWW	P: assembly house YYWW: Year (last 2 digits)/Work week
	Counter ID	CC	C-samples; lot number (e.g.C5: C-samples, 5 <sup>th</sup> lot)
	Pin 1 identifier	●	--

## 8.5 PCB layout and soldering guidelines

The following general **layout rules** are recommended

- PCB land width = LGA solder pin width
- PCB land length = LGA solder pin length + 0.1 mm on each side
- Solder mask opening width = PCB land width + 0.05 mm on each side
- Solder mask opening length = PCB land length + 0.05 mm on each side

Recommendation about **stencil design and solder paste application**

- It is recommended to keep the openings of the stencil mask for the signal pads between 70% and 90% of the PCB pad area.
- An accurate alignment of the stencil and the printed circuit board (within 0.025mm) is recommended.
- A stencil thickness of 80 – 150 µm is recommended for screen printing

The **moisture sensitivity level** (MSL) of the BMI088 sensors corresponds to JEDEC Level 1. See also:

- IPC/JEDEC J-STD-020E “Joint Industry Standard: Moisture/Reflow Sensitivity Classification for non-hermetic Solid State Surface Mount Devices”
- IPC/JEDEC J-STD-033D “Joint Industry Standard: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices”

The sensor fulfils the lead-free soldering requirements of the above-mentioned IPC/JEDEC standard, i.e. reflow soldering with a peak temperature up to 260°C.

For more details, refer the Handling, Soldering and Mounting Instructions document available at [https://www.bosch-sensortec.com/bst/support\\_tools/downloads/overview\\_downloads](https://www.bosch-sensortec.com/bst/support_tools/downloads/overview_downloads)

## 8.6 Handling instructions


Micromechanical sensors are designed to sense acceleration with high accuracy even at low amplitudes and contain highly sensitive structures inside the sensor element. The MEMS sensor can tolerate mechanical shocks up to several thousand  $g$ 's. However, these limits might be exceeded in conditions with extreme shock loads such as e.g. hammer blow on or next to the sensor, dropping of the sensor onto hard surfaces etc.

We recommend to avoid  $g$ -forces beyond the specified limits during transport, handling and mounting of the sensors in a defined and qualified installation process.

This device has built-in protections against high electrostatic discharges or electric fields (e.g. 2kV HBM); however, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

## 8.7 Tape and Reel specification


BMI088 is shipped in a standard cardboard box. The box dimension for each reel is L x W x H = 35cm x 35cm x 5cm. Each reel contains 5,000pcs of BMI088.



$A_0 = 4.85$ ;  $B_0 = 3.35$ ;  $K_0 = 1.20$

Tape and reel dimensions in mm

### 8.7.1 Orientation within the reel



Orientation of the BMI088 devices relative to the tape

## 8.8 Environmental safety

The BMI088 sensor meets the requirements of the EC restriction of hazardous substances (RoHS) directive, see also:

RoHS-Directive 2011/65/EU and its amendments, including the amendment 2015/863/EU on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

### 8.8.1 Halogen content

The BMI088 is halogen-free. For more details on the analysis results please contact your Bosch Sensortec representative.

## 9. Legal Disclaimer

### 9.1 Engineering samples

Engineering Samples are marked with an asterisk (\*), (E) or (e). Samples may vary from the valid technical specifications of the product series contained in this data sheet. They are therefore not intended or fit for resale to third parties or for use in end products. Their sole purpose is internal client testing. The testing of an engineering sample may in no way replace the testing of a product series. Bosch Sensortec assumes no liability for the use of engineering samples. The Purchaser shall indemnify Bosch Sensortec from all claims arising from the use of engineering samples.

### 9.2 Product use

Bosch Sensortec products are developed for the consumer goods industry. They may only be used within the parameters of this product data sheet. They are not fit for use in life-sustaining or safety-critical systems. Safety-critical systems are those for which a malfunction is expected to lead to bodily harm, death or severe property damage. In addition, they shall not be used directly or indirectly for military purposes (including but not limited to nuclear, chemical or biological proliferation of weapons or development of missile technology), nuclear power, deep sea or space applications (including but not limited to satellite technology).

Bosch Sensortec products are released on the basis of the legal and normative requirements relevant to the Bosch Sensortec product for use in the following geographical target market: BE, BG, DK, DE, EE, FI, FR, GR, IE, IT, HR, LV, LT, LU, MT, NL, AT, PL, PT, RO, SE, SK, SI, ES, CZ, HU, CY, US, CN, JP, KR, TW. If you need further information or have further requirements, please contact your local sales contact.

The resale and/or use of Bosch Sensortec products are at the purchaser's own risk and his own responsibility. The examination of fitness for the intended use is the sole responsibility of the purchaser.

The purchaser shall indemnify Bosch Sensortec from all third party claims arising from any product use not covered by the parameters of this product data sheet or not approved by Bosch Sensortec and reimburse Bosch Sensortec for all costs in connection with such claims.

The purchaser accepts the responsibility to monitor the market for the purchased products, particularly with regard to product safety, and to inform Bosch Sensortec without delay of all safety-critical incidents.

### 9.3 Application examples and hints

With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Bosch Sensortec hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights or copyrights of any third party. The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. They are provided for illustrative purposes only and no evaluation regarding infringement of intellectual property rights or copyrights or regarding functionality, performance or error has been made.

## 10. Document History and Modification

Rev. No	Chapter	Description of modification/changes	Date
1.0	-	Initial release	03-Dec-2017
1.1	All	Typos	30-Jan-2018
1.2	3 + 4.1.1 5.2 5.3.6 5.2+5.3.10+5.3.11 5.4	Updated switching between power modes Fixed typo in register range Added clearing condition of data ready int bit Corrected INT pin settings bits Fixed typo in bit naming in register 0x16	23-Mar-2018
1.3	7.1	Updated pin 14 assignment in I2C mode	27-Apr-2018
1.4	4.4.1 + 5.2 + 5.3.8 4.9 5.3.4 7.2 + 7.3 7.2 8.3 8.6	Clarified how to set Accel bandwidth setting Included info on FIFO Corrected conversion from LSB to mg Updated pin 4 and 6 assignment in SPI/I2C mode Clarified connection to SPI host interface Updated marking Included tape & reel specifications	16-Sep-2018
1.5	4.9.1 – 4.9.4 5.2, 5.4 5.5.10 8.2 8.4.1 8.5, 8.8 9	Updated FIFO details Updated Register Maps with FIFO content Updated reset values of Gyro Reg 0x16 Included landing pattern Corrected lot counter typo Updated content Updated product use disclaimer	07-Feb-2020
1.6	9	Disclaimer update	18-Nov-2020
1.7	8.8	Environmental safety – RoHS directive update	08-Nov-2021
	3	Device Initialization chapter update	
	6.2	Timing $t_{IDLE\_wacc\_sum}$ update	
1.8	4.8	Soft Reset chapter updated	17-Jan-2022

**Bosch Sensortec GmbH**

Gerhard-Kindler-Straße 9  
72770 Reutlingen / Germany

[contact@bosch-sensortec.com](mailto:contact@bosch-sensortec.com)  
[www.bosch-sensortec.com](http://www.bosch-sensortec.com)

Modifications reserved  
Specifications subject to change without notice  
Document number: BST-BMI088-DS000-18  
Revision\_1.8\_012022