

56 1 1 OE2

55**[**]1A1

54 🛛 1 A 2

#### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22

   2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### DESCRIPTION/ORDERING INFORMATION

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V  $V_{\rm CC}$  operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GND 🛛	4	53	GND
1Y3	5	52	_
1Y4 [	6	51	]1A4
V <sub>CC</sub>	7	50	]V <sub>CC</sub>
1Y [	8	49	]1A5
1Y6 [	9	48	1A6
1Y7 [	10	47	]1A7
GND [	11	46	GND
1Y8 [	12	45	1A8
1Y9 [	13	44	1A9
1Y10 [	14	43	]1A10
2Y1 [	15	42	2A1
2Y2 [	16	41	2A2
2Y3 [	17	40	2A3
GND [	18	39	]GND
2Y4 [	19	38	2A4
2Y5 [	20	37	2A5
2Y6 🛛	21	36	2A6
V <sub>CC</sub> [	22	35	]V <sub>CC</sub>
2Y7 [	23	34	2A7
2Y8 [	24	33	2A8
GND [	25	32	]GND
2Y9 [	26	31	2A9
2Y10	27	30	2A10
20E1	28	29	20E2

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1<u>OE1</u>1 1Y122

1Y2 3

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

T <sub>A</sub>	PACKA	GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP - DL	Tube	SN74ALVCH162827DL			
40°C to 95°C	550P - DL	Tape and reel	SN74ALVCH162827DLR	ALVCH162827		
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH162827GR	ALVCH162827		
	TVSOP - DGV	Tape and reel	SN74ALVCH162827VR	VH2827		

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.


SCES013H-JULY 1995-REVISED AUGUST 2004

#### **FUNCTION TABLE** (each 10-bit section)

	INPUTS		OUTPUT
OE1	OE2	Α	Y
L	L	L	L
L	L	н	Н
н	Х	х	Z
x	Н	х	Z

#### LOGIC DIAGRAM (POSITIVE LOGIC)





#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V	
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA	
I <sub>ОК</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
lo	Continuous output current			±50	mA	
	Continuous current through each $V_{CC}$	or GND		±100	mA	
		DGG package		64		
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package		48	°C/W	
		DL package		56		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. This value is limited to 4.6 V maximum. (2)

(3)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



### SN74ALVCH162827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES013H-JULY 1995-REVISED AUGUST 2004

#### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	МАХ	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35  imes V_{CC}$		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
VI	Input voltage	· · ·	0	V <sub>CC</sub>	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-2		
		V <sub>CC</sub> = 2.3 V		-6	4	
I <sub>ОН</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-8	mA	
		$V_{CC} = 3 V$		-12		
		V <sub>CC</sub> = 1.65 V		2		
	Level and enderst ensured	V <sub>CC</sub> = 2.3 V		6		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA	
		V <sub>CC</sub> = 3 V		12		
Δt/Δv	Input transition rise or fall rate	•		10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### SN74ALVCH162827 **20-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES013H-JULY 1995-REVISED AUGUST 2004

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2				
		I <sub>OH</sub> = -2 mA	1.65 V	1.2				
		I <sub>OH</sub> = -4 mA	2.3 V	1.9				
V <sub>OH</sub>			2.3 V	1.7			V	
		I <sub>OH</sub> = -6 mA	3 V	2.4				
		I <sub>OH</sub> = -8 mA	2.7 V	2				
		I <sub>OH</sub> = -12 mA	3 V	2				
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 2 mA	1.65 V			0.45		
		I <sub>OL</sub> = 4 mA	2.3 V			0.4		
V <sub>OL</sub>		2.3 V			0.55	v		
	I <sub>OL</sub> = 6 mA	3 V			0.55			
	I <sub>OL</sub> = 8 mA	2.7 V			0.6			
		I <sub>OL</sub> = 12 mA	3 V			0.8		
l <sub>l</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
		V <sub>1</sub> = 0.58 V	1.65 V	25				
		V <sub>I</sub> = 1.07 V	1.65 V	-25				
		V <sub>1</sub> = 0.7 V	2.3 V	45				
I <sub>I(hold)</sub>		V <sub>1</sub> = 1.7 V	2.3 V	-45			μA	
· · /		V <sub>1</sub> = 0.8 V	3 V	75				
		V <sub>1</sub> = 2 V	3 V	-75				
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V			±500		
l <sub>oz</sub>		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μA	
I <sub>CC</sub>		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μA	
Δl <sub>CC</sub>		One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
	Control inputs		2.2.1/		3.5		<b>۳</b> ۲	
Ci	Data inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		6		pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF	

TEXAS STRUMENTS

www.ti.com

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.



#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	1 0		0 (			, <b>, ,</b>	<b>o</b> ,			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	(1)	1	4.4		4.4	1.5	3.8	ns
t <sub>en</sub>	OE	Y	(1)	1.4	6.3		6.2	1.6	5.1	ns
t <sub>dis</sub>	OE	Y	(1)	1.7	5.9		5.2	1.8	4.7	ns
t <sub>sk(LH)</sub> <sup>(2)</sup>		v v	(1)		0.5		0.5		0.5	ns
t <sub>sk(HL)</sub> <sup>(2)</sup>	A	Ť	(1)		0.5		0.5		0.5	115

This information was not available at the time of publication. (1)

(2) Parameter specified by design

### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 


	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT	
	FARAMETER		ТҮР	ТҮР	TYP	UNIT	
	Dower dissinction conscitutes	Outputs enabled		(1)	16	18	~F
Cpd	Power dissipation capacitance	Outputs disabled $C_L = 50 \text{ pF}, \text{ f} = 10 \text{ MI}$		(1)	4	6	pF

(1) This information was not available at the time of publication.

### SN74ALVCH162827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS




SCES013H-JULY 1995-REVISED AUGUST 2004



LOAD CIRCUIT


TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V	$V_{CC} = \frac{INPUT}{V_{I} + t_{r}/t_{f}}$		v	v	<u>^</u>	Р	V
V CC			V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
1.8 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\text{PLZ}} \, \text{and} \, t_{\text{PHZ}} \, \text{are the same as} \, t_{\text{dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.





#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ALVCH162827DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162827	Samples
SN74ALVCH162827DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162827	Samples
SN74ALVCH162827GR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162827	Samples
SN74ALVCH162827VR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VH2827	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal        Device      Package      Package      Pins      SPQ      Reel      A0      B0      K0      P1      W      Pin1												
Device	Туре	Drawing		0.4	Diameter		(mm)	(mm)	(mm)	(mm)		Quadrant
SN74ALVCH162827DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ALVCH162827GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ALVCH162827VR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH162827DLR	SSOP	DL	56	1000	367.0	367.0	55.0
SN74ALVCH162827GR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ALVCH162827VR	TVSOP	DGV	56	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

#### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVCH162827DL	DL	SSOP	56	20	473.7	14.24	5110	7.87


### **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




# **DGV0056A**



# **PACKAGE OUTLINE**

### **TVSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




# DGV0056A

# **EXAMPLE BOARD LAYOUT**

### TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGV0056A

# **EXAMPLE STENCIL DESIGN**

### TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




# **PACKAGE OUTLINE**

# **DGG0056A**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




# DGG0056A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGG0056A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated