Octal Bus Buffer/Line Driver with 3-State Outputs

The MC74VHCT244A is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHCT244A is a noninverting 3-state buffer, and has two active-low output enables. This device is designed to be used with 3-state memory address drivers, etc.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The VHCT244A input and output (when disabled) structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. These input and output structures help prevent device destruction caused by supply voltage—input/output voltage mismatch, battery backup, hot insertion, etc.

Features

- High Speed: $t_{PD} = 5.6 \text{ ns (Typ)}$ at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \mu A$ (Max) at $T_A = 25^{\circ}C$
- TTL-Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Designed for 4.5 V to 5.5 V Operating Range
- Low Noise: V_{OLP} = 1.1 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

- Chip Complexity: 112 FETs or 28 Equivalent Gates
- Pb-Free Packages are Available*




ON Semiconductor®


http://onsemi.com

MARKING DIAGRAMS














A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or ■ = Pb-Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Logic Diagram




Figure 2. Pin Assignment

FUNCTION TABLE

Inp	Outputs	
OEA, OEB	A, B	YA, YB
L L	L L H H	
Н	ΧZ	

MAXIMUM RATINGS

Symbol	Paramete	7	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
V _{in}	DC Input Voltage		-0.5 to +7.0	V
V _{out}	DC Output Voltage	Output in 3-State High or Low State	-0.5 to +7.0 -0.5 to V _{CC} + 0.5	V
I _{IK}	Input Diode Current		-20	mA
I _{OK}	Output Diode Current (V _{OUT} < 0	SND; V _{OUT} > V _{CC})	±20	mA
l _{out}	DC Output Current, per Pin		±25	mA
I _{CC}	DC Supply Current, V _{CC} and GI	ND Pins	±75	mA
P _D	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature		-65 to +150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating – SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	4.5	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage Output in 3-State High or Low State	0	5.5 V _{CC}	V
T _A	Operating Temperature	-40	+125	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	20	ns/V

DC ELECTRICAL CHARACTERISTICS

			Voc	V _{CC} T _A = 25°C 1		T _A = - 40 to 85°C		T _A = 85 to 125°C			
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		4.5 to 5.5	2.0			2.0		2.0		V
V _{IL}	Maximum Low–Level Input Voltage		4.5 to 5.5			0.8		0.8		0.8	V
V _{OH}	Minimum High-Level	I _{OH} = -50 μA	4.5	4.4	4.5		4.4		4.4		V
	Output Voltage V _{in} = V _{IH} or V _{IL}	I _{OH} = -8 mA	4.5	3.94			3.80		3.66		
V _{OL}	Maximum Low-Level	I _{OL} = 50 μA	4.5		0.0	0.1		0.1		0.1	V
	Output Voltage V _{in} = V _{IH} or V _{IL}	I _{OL} = 8 mA	4.5			0.36		0.44		0.52	
I _{in}	Maximum Input Leakage Current	V _{in} = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I _{OZ}	Maximum 3–State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	5.5			±0.25		±2.5		2.5	μΑ
Icc	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	5.5			4.0		40.0		40.0	μΑ
Ісст	Quiescent Supply Current	Per Input: V _{IN} =3.4 V Other Input: V _{CC} or GND	5.5			1.35		1.50		1.65	mA
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5 V	0			0.5		5.0		10	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ ns}$)

			T	T _A = 25°C		T _A = - 40 to 85°C		T _A = 85 to 125°C		
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay A to YA or B to YB	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$		5.4 5.9	7.4 8.4	1.0 1.0	8.5 9.5	11.0 1.0	9.5 10.5	ns
t _{PZL} , t _{PZH}	Output Enable Time OEA to YA or OEB to YB	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 15 \text{ pF}$ $R_{L} = 1 \text{ k}\Omega$ $C_{L} = 50 \text{ pF}$		7.7 8.2	10.4 11.4	1.0 1.0	12.0 13.0	1.0 1.0	13.5 14.5	ns
t _{PLZ} , t _{PHZ}	Output Disable Time OEA to YA or OEB to YB	$\begin{aligned} \text{V}_{CC} = 5.0 \pm 0.5 \text{ V C}_L = 50 \text{ pF} \\ \text{R}_L = 1 \text{ k}\Omega \end{aligned}$		8.8	11.4	1.0	13.0	1.0	14.5	ns
t _{OSLH} , t _{OSHL}	Output to Output Skew	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 50 \text{ pF}$ (Note 1)			1.0		1.0		1.0	ns

AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ ns}$)

	ту		Typical @ 25°C, $V_{CC} = 5.0 \text{ V}$			
Symbol	Parameter	Min	Тур	Max	Unit	
C _{PD}	Power Dissipation Capacitance (Note 2)		18		pF	
C _{in}	Maximum Input Capacitance		4	10	pF	
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	9		pF		

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 5.0$ V)

		T _A =	T _A = 25°C	
Symbol	Parameter	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.9	1.1	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-0.9	-1.1	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		2.0	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		0.8	V

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHCT244ADWR2	SOIC-20WB	1000 / Tape & Reel
MC74VHCT244ADWRG	SOIC-20WB (Pb-Free)	1000 / Tape & Reel
MC74VHCT244ADT	TSSOP-20*	75 Units / Rail
MC74VHCT244ADTG	TSSOP-20*	75 Units / Rail
MC74VHCT244ADTR2	TSSOP-20*	2500 / Tape & Reel
MC74VHCT244ADTRG	TSSOP-20*	2500 / Tape & Reel
MC74VHCT244AMEL	SOEIAJ-20	2000 / Tape & Reel
MC74VHCT244AMELG	SOEIAJ-20 (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb–Free.

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC} / 8 (per bit). C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.




Figure 3. Switching Waveform






Figure 4. Switching Waveform



*Includes all probe and jig capacitance

Figure 5. Test Circuit




*Includes all probe and jig capacitance

Figure 6. Test Circuit

PACKAGE DIMENSIONS

SOIC-20 WB **DW SUFFIX** CASE 751D-05 **ISSUE G**



- NOTES:
 1. DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

 DIMENSION B DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE PROTRUSION


 SHALL BE 0.13 TOTAL IN EXCESS OF B

 DIMENSION AT MAXIMUM MATERIAL

 CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
E	7.40	7.60			
e	1.27	BSC			
H	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

TSSOP-20 **D5 SUFFIX** CASE 948E-02 ISSUE B



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 - CONTROLLING DIMENSION:
 MILLIMETER.

 - 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 - SIDE.


 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER CIDE.
 - SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.


 - 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.


	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	6.40	6.60	0.252	0.260		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65	BSC	0.026 BSC			
Н	0.27	0.37	0.011	0.015		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40		0.252 BSC			
M	0°	8°	0°	8°		

PACKAGE DIMENSIONS

SOEIAJ-20 **M SUFFIX** CASE 967-01 **ISSUE A**







NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- B. DIMENSIONS D AND E DO NOT INCLUDE
 MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY
- HEFERENCE UNLY.

 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003)

 TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION.

 DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

MILLIMETERS		LLIMETERS INCH			
MIN	MAX	MIN	MAX		
	2.05		0.081		
0.05	0.20	0.002	0.008		
0.35	0.50	0.014	0.020		
0.15	0.25	0.006	0.010		
12.35	12.80	0.486	0.504		
5.10	5.45	0.201	0.215		
1.27	BSC	0.050	BSC		
7.40	8.20	0.291	0.323		
0.50	0.85	0.020	0.033		
1.10	1.50	0.043	0.059		
0 °	10°	0 °	10 °		
0.70	0.90	0.028	0.035		
	0.81		0.032		
	MIN 0.05 0.35 0.15 12.35 5.10 1.27 7.40 0.50 1.10 0 °	MIN MAX 2.05 0.05 0.20 0.35 0.50 0.15 0.25 12.35 12.80 5.10 5.45 1.27 BSC 7.40 7.40 8.20 0.50 0.85 1.10 1.50 0.70 0.90	MIN MAX MIN 2.05 0.05 0.20 0.002 0.35 0.50 0.014 0.15 0.25 0.006 12.35 12.80 0.486 5.10 5.45 0.201 1.27 BSC 0.050 0.050 7.40 8.20 0.291 0.50 0.85 0.020 1.10 1.50 0.043 0 ° 10 ° 0 0 0 0.70 0.90 0.028		

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.