ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

Power MOSFET

30 V, 58 A, Single N-Channel, DPAK/IPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

Applications

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted)

Param	eter		Symbol	Value	Unit
Drain-to-Source Voltag	е		V _{DSS}	30	V
Gate-to-Source Voltage	е		V _{GS}	±20	V
Continuous Drain		T _A = 25°C	I _D	11.5	Α
Current (R _{θJA}) (Note 1)		T _A = 85°C		9.0	
Power Dissipation (R ₀ JA) (Note 1)		T _A = 25°C	P _D	2.0	W
Continuous Drain		T _A = 25°C	I _D	9.0	Α
Current ($R_{\theta JA}$) (Note 2)	Steady State t _p =10μs age Storage Ter	T _A = 85°C		7.0	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	T _A = 25°C	P _D	1.3	W
Continuous Drain	1	T _C = 25°C	I _D	58	Α
(Note 1)	-	T _C = 85°C		45	
Power Dissipation $(R_{\theta JC})$ (Note 1)		T _C = 25°C	P _D	52	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	130	Α
Current Limited by Pack	age	T _A = 25°C	I _{DmaxPkg}	45	Α
Operating Junction and	Storage Te	emperature	T _J , T _{stg}	-55 to 175	°C
Source Current (Body Di	ode)		I _S	43	Α
Drain to Source dV/dt	$\begin{array}{c} \text{ower Dissipation} \\ \text{R}_{\theta JA}) \text{ (Note 2)} \\ \text{ontinuous Drain} \\ \text{urrent } (R_{\theta JC}) \\ \text{Note 1)} \\ \text{ower Dissipation} \\ \text{R}_{\theta JC}) \text{ (Note 1)} \\ \text{ower Dissipation} \\ \text{R}_{\theta JC}) \text{ (Note 1)} \\ \text{ulsed Drain Current} \\ \text{urrent Limited by Package} \\ \text{T}_{A} = 2 \\ \text{urrent Limited by Package} \\ \text{T}_{A} = 2 \\ \text{urrent Limited by Package} \\ \text{T}_{A} = 2 \\ \text{urrent Limited Drain Current} \\ \text{urrent Limited Drain Add Storage Temperator} \\ \text{urrent Storage Temperator} \\ \text{urrent Source Current (Body Diode)} \\ \text{rain to Source dV/dt} \\ \text{ingle Pulse Drain-to-Source Avalanche nergy (VDD = 24 V, VGS = 10 V,} \\ \end{array}$				V/ns
Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 24 V, V_{GS} = 10 V, L = 1.0 mH, $I_{L(pk)}$ = 13.5 A, R_G = 25 Ω)			E _{AS}	91.0	mJ
Lead Temperature for So (1/8" from case for 10 s)	ldering Pu	rposes	T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX	
30 V	9.0 mΩ @ 10 V	58 A	
30 V	14 mΩ @ 4.5 V	30 K	










CASE 369AA **DPAK** (Bent Lead) STYLE 2

CASE 369AD **IPAK** (Straight Lead) (Straight Lead

CASE 369D **IPAK** DPAK)

MARKING DIAGRAMS & PIN ASSIGNMENTS



= Assembly Location

= Year WW = Work Week 4959N = Device Code = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	2.9	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	74	
Junction-to-Ambient - Steady State (Note 4)	$R_{ heta JA}$	116	

FLECTRICAL CHARACTERISTICS (Tu = 25°C unless otherwise noted)

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$				25		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$			1.0 10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V ₀				±100	nA
ON CHARACTERISTICS (Note 5)					1		
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, I	D = 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.7		mV/°C
Drain-to-Source On Resistance	$I_{D} = 15 \text{ A}$ $V_{GS} = 4.5 \text{ V}$ $I_{D} = 30 \text{ A}$	I _D = 30 A		7.0	9.0	mΩ	
		I _D = 15 A		7.0		1	
		V _{GS} = 4.5 V	I _D = 30 A		12	14	
			I _D = 15 A		11		
Forward Transconductance	gFS	V _{DS} = 15 V, I _D = 15 A			9.0		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 12 \text{ V}$			1456		pF
Output Capacitance	C _{oss}				315		
Reverse Transfer Capacitance	C _{rss}				200		
Total Gate Charge	Q _{G(TOT)}				11	13	nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 V,$	V _{DS} = 15 V,		2.5		
Gate-to-Source Charge	Q_{GS}	$I_D = 3$	30 Å		4.8		1
Gate-to-Drain Charge	Q_{GD}				5.0		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 11.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 30 \text{ A}$			25		nC
SWITCHING CHARACTERISTICS (Note 6)							
Turn-On Delay Time	t _{d(on)}				12.3		ns
Rise Time	t _r	$V_{GS} = 4.5 \text{ V},$	V _{DS} = 15 V,		21.3		1
Turn-Off Delay Time	t _{d(off)}	$I_D = 15 \text{ A}, R_G = 3.0 \Omega$			15.1		
Fall Time	t _f				5.3		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{3.} Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.4. Surface-mounted on FR4 board using the minimum recommended pad size.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (No	ote 6)	•					
Turn-On Delay Time	t _{d(on)}				7.0		ns
Rise Time	t _r	V _{GS} = 11.5 V,	V _{GS} = 11.5 V, V _{DS} = 15 V,		22.7		
Turn-Off Delay Time	t _{d(off)}	I _D = 15 A, F	$R_G = 3.0 \Omega$		25.3		1
Fall Time	t _f				2.8		
DRAIN-SOURCE DIODE CHARACTE	RISTICS	•					
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 V$	$T_J = 25^{\circ}C$		0.95	1.2	V
		$I_S = 30 \text{ A}$ $T_J = 125^{\circ}\text{C}$		0.83			
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dls/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			19.5		ns
Charge Time	ta				10.7		
Discharge Time	tb				8.8		
Reverse Recovery Time	Q_{RR}				9.2		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S				2.49		nH
Drain Inductance, DPAK	L _D				0.0164		
Drain Inductance, IPAK	L _D	T _A = 25°C			1.88		
Gate Inductance	L _G				3.46		
Gate Resistance	R_{G}				2.4		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

ORDERING INFORMATION


Order Number	Package	Shipping [†]
NTD4959NT4G	DPAK (Pb-Free)	2500 Tape & Reel
NTD4959N-1G	IPAK (Pb-Free)	75 Units/Rail
NTD4959N-35G	IPAK Trimmed Lead (3.5 \pm 0.15 mm) (Pb-Free)	75 Units/Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{6.} Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES


120



 $V_{DS} \ge 10 \text{ V}$ DRAIN CURRENT (AMPS) 100 80 60 40 T_J = 125°C $T_J = 25^{\circ}C$ Õ 20 $T_J = -55^{\circ}C$ 0 0 2 5 6 3 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On–Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge






Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL PERFORMANCE CURVES




Figure 13. Avalanche Characteristics





Figure 14. Thermal Response

PACKAGE DIMENSIONS

3.5 MM IPAK, STRAIGHT LEAD

CASE 369AD ISSUE B




- NOTES:
 1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2.. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
 4. DIMENSIONS D


$\overline{}$					
	MILLIMETERS				
DIM	MIN	MAX			
Α	2.19	2.38			
A1	0.46	0.60			
A2	0.87	1.10			
b	0.69	0.89			
b1	0.77	1.10			
D	5.97	6.22			
D2	4.80				
E	6.35	6.73			
E2	4.57	5.45			
E3	4.45	5.46			
е	2.28	BSC			
L	3.40	3.60			
L1		2.10			
L2	0.89	1.27			

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

IPAK CASE 369D ISSUE C

OPTIONAL CONSTRUCTION





- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	INCHES		IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2:


PIN 1. GATE 2. DRAIN

- 3. SOURCE 4. DRAIN

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE)

CASE 369AA **ISSUE B**



NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- MENSIONS D. 43 did 2. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	0.090 BSC		BSC	
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74 REF		
L2	0.020	BSC	0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE

DRAIN

SOLDERING FOOTPRINT*



mm SCALE 3:1

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking,pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary indifferent applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.