

Rev. V1

#### **Features**

- 6 Bit Digital Phase Shifter
- 360° Coverage with LSB = 5.625°
- Integrated Driver
- Serial or Parallel Control
- Low DC Power Consumption
- Minimal Attenuation Variation over Phase Shift Range
- 50 Ω Impedance
- EAR99
- Lead-Free 4 mm 24-Lead PQFN Package
- RoHS\* Compliant

## **Applications**

Multi Market

### Description

The MAPS-011019 is a GaAs pHEMT 6-bit digital phase shifter with an integrated driver in a lead-free 4 mm PQFN plastic surface mount package. The step size is 5.625° providing phase shift from 0° to 360° steps. This design has been optimized to minimize variation in attenuation over the phase shift range.

The MAPS-011019 is ideally suited for use where high phase accuracy with minimum loss variation over the phase shift range is required. The 4 mm PQFN package provides a smaller footprint than is typically available for a wideband digital phase shifter with an internal driver. Typical applications include 5G and test equipment.


# Ordering Information<sup>1</sup>

| Part Number        | Package           |
|--------------------|-------------------|
| MAPS-011019-TR0500 | 500 piece reel    |
| MAPS-011019-SMB    | Sample Test Board |

1. Reference Application Note M513 for reel size information.

# \* Restrictions on Hazardous Substances, compliant to current RoHS EU directive.

#### **Functional Schematic**



# Pin Configuration 2,3,4

| Pin#                 | Function                      |  |  |  |
|----------------------|-------------------------------|--|--|--|
| 1                    | $V_{EE}$                      |  |  |  |
| 2                    | P/S                           |  |  |  |
| 3, 4, 6 - 13, 15, 16 | N/C                           |  |  |  |
| 5                    | RF <sub>IN</sub> <sup>5</sup> |  |  |  |
| 14                   | RF <sub>out</sub> ⁵           |  |  |  |
| 17                   | SER <sub>OUT</sub>            |  |  |  |
| 18                   | V <sub>cc</sub>               |  |  |  |
| 19                   | D6                            |  |  |  |
| 20                   | D5                            |  |  |  |
| 21                   | D4                            |  |  |  |
| 22                   | D3 or LE                      |  |  |  |
| 23                   | D2 or CLK                     |  |  |  |
| 24                   | D1 or SER <sub>IN</sub>       |  |  |  |
|                      |                               |  |  |  |

- The exposed pad centered on the package bottom must be connected to RF, DC and thermal ground.
- 3. Unused logic controls must be grounded.
- MACOM recommends connecting unused package pins (N/C) to ground
- 5.  $RF_{IN}$  and  $RF_{OUT}$  are DC-coupled to ground and AC matched to 50  $\Omega$ . DC blocking capacitors are not necessary if the RF line DC potential is ground.

# Digital Phase Shifter 6-Bit, 2.4 - 5.1 GHz



MAPS-011019 Rev. V1

# Electrical Specifications: Freq. = 2.4 - 5.1 GHz, $T_A$ = 25°C, $Z_0$ = 50 $\Omega$ , $V_{CC}$ = +5 V, $V_{EE}$ = -5 V

| Parameter  | Test Conditions  | Units | Min.                         | Тур.                                    | Max.                          |
|--|--|-------|------------------------------|---|-------------------------------|
| Operating Power <sup>6</sup>                       | 2.4 to 5.1 GHz   | dBm   | _                            | _                                       | 27                            |
| Insertion Loss<br>(Any Phase State)                | Any Phase State  | dB    | _                            | 4.5                                     | 6.0                           |
| Attenuation Variation                              | Peak to Peak Amplitude Change<br>Across All Phase States   | dB    |                              | 1.5                                     | _                             |
| RMS Attenuation Error <sup>7</sup>                 | All Values Relative to Insertion Loss at Reference Phase   | dB    | _                            | 0.6                                     | _                             |
| RMS Phase Error 7                                  | All Values Relative to Reference Phase   | deg   | _                            | 4.0                                     | _                             |
| Phase Accuracy<br>Relative to Reference Loss State | 5.6 Degree Bit<br>11.2 Degree Bit<br>22.5 Degree Bit<br>45 Degree Bit<br>90 Degree Bit<br>180 Degree Bit<br>Sum of All Bits                                  | deg   |                              | ±2<br>±2<br>±3<br>±3<br>±7<br>±10<br>±4 |                               |
| Phase Variation within Any<br>200 MHz Bandwidth    | Peak to Peak Phase Change within Any 200 MHz Bandwidth for Any Phase State   | deg   |                              | 3                                       |                               |
| VSWR   | RF Input<br>RF Output  |       |                              | 1.6:1<br>1.6:1                          | _                             |
| T <sub>RISE</sub> /T <sub>FALL</sub>               | 10% to 90% RF / 90% to 10% RF  |       | _                            | 20                                      | _                             |
| T <sub>ON</sub> /T <sub>OFF</sub>                  | T <sub>ON</sub> /T <sub>OFF</sub> 50% control to 90%/10% RF  |       | _                            | 40                                      | _                             |
| 1 dB Compression                                   | Reference State  | dBm   | _                            | 29                                      | _                             |
| Input IP3  | Two-tone inputs up to +5 dBm   |       | _                            | 48                                      | _                             |
| V <sub>CC</sub><br>V <sub>EE</sub>                 |  | ٧     | 3.0<br>-5.5                  | <u> </u>                                | 5.5<br>-3.0                   |
| V <sub>IL</sub><br>V <sub>IH</sub>                 | LOW-level input voltage<br>HIGH-level input voltage  |       | 0.0<br>0.7 x V <sub>CC</sub> |   | $0.3 \text{ x V}_{\text{CC}}$ |
| I <sub>IN</sub> (Input Control Current)            | $V_{IN} = V_{CC}$ or GND   | μA    | _                            | 1                                       | _                             |
| V <sub>OH</sub><br>V <sub>OL</sub>                 | For serial out; $I_{OH}$ = -100 $\mu$ A<br>For serial out; $I_{OL}$ = 100 $\mu$ A  | V     | V <sub>CC</sub> - 0.2        | _                                       | <br>0.2                       |
| I <sub>CC</sub><br>(Quiescent Supply Current)      | $V_{CONTROL} = V_{CC}$ or GND  | μA    |                              | 0.5                                     |                               |
| I <sub>EE</sub>                                    | $I_{EE} \hspace{1cm} \begin{array}{c} V_{EE} \hspace{0.1cm} \text{min to max} \\ V_{IN} = V_{IL} \hspace{0.1cm} \text{or} \hspace{0.1cm} V_{IH} \end{array}$ |       | _                            | -5                                      | _                             |

<sup>6.</sup> Maximum operating power is the maximum power where the specifications are guaranteed.

<sup>7.</sup> RMS is calculated across all 63 amplitude or phase states relative to the amplitude or phase in the 0° phase state at a given frequency.




Rev. V1

# **Absolute Maximum Ratings**<sup>8,9</sup>


| Parameter                                   | Absolute Maximum  |
|---|---|
| Input Power                                 | +29 dBm   |
| V <sub>CC</sub>                             | -0.5 V ≤ V <sub>CC</sub> ≤ +7.0 V   |
| V <sub>EE</sub>                             | -7.0 V ≤ V <sub>EE</sub> ≤ +0.5 V   |
| D1-D6, P/S, LE, CLK or<br>SER <sub>IN</sub> | $-0.5 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}} + 0.5 \text{ V}$  |
| SER <sub>OUT</sub>                          | $-0.5 \text{ V} \le \text{V}_{\text{OUT}} \le \text{V}_{\text{CC}} + 0.5 \text{ V}$ |
| Operating Temperature                       | -40°C to +85°C  |
| Storage Temperature                         | -65°C to +150°C   |

- Exceeding any one or combination of these limits may cause permanent damage to this device.
- MACOM does not recommend sustained operation near these survivability limits.

# **Application Schematic**



# Sample Board Header Pin Labels



#### **Parts List**

| Part   | Value                    | Case Style     |
|--------|--------------------------|----------------|
| U1     | MAPS-011019              | 4mm QFN-24LD   |
| C1, C2 | Capacitor, 0.01 μF, 50 V | 0402           |
| C3,C4  | Capacitor, 100 pF, 50 V  | 0402           |
| J1     | Samtec TSM-110-01-S-DV   | Two-row Header |
| J2,J3  | SMA, 142-0701-851        | End Launch     |

## **Handling Procedures**

Please observe the following precautions to avoid damage:

#### Static Sensitivity


These electronic devices are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these HBM Class 1C devices.




Rev. V1

# **Typical Performance Curves**


#### RFIN Return Loss vs. Frequency (All States)




#### Mean RMS Phase Error vs. Frequency




### Phase Error (degrees) vs. State




#### RFOUT Return Loss vs. Frequency (All States)



#### Mean RMS Amplitude Error vs. Frequency



#### Amplitude Error (dB) vs. State



MACOM Technology Solutions Inc. (MACOM) and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice.


Visit <a href="https://www.macom.com">www.macom.com</a> for additional data sheets and product information.




Rev. V1

# **Typical Performance Curves**


#### Amplitude Variation vs. Phase State




#### Phase Variation within any 200 MHz Band




#### Input P1dB at 3.5 GHz



#### Phase Shift vs. Frequency (All States)



#### Reference State Insertion Loss vs. Frequency



MACOM Technology Solutions Inc. (MACOM) and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice.

Visit <a href="https://www.macom.com">www.macom.com</a> for additional data sheets and product information.



Rev. V1

# Modes of Operation: Serial and Direct Parallel

## Bias Sequencing for both Modes

To avoid potential problems with application of supplies with floating controls, known logic levels (preferably 0 V) should be applied to the controls before the VDD and VEE are supplied. One easy way to do this is with pull down resistors. VDD an VEE can be applied in either order.

#### Serial Mode

The serial control interface (SERIN, CLK, LE, SEROUT) is compatible with the SPI protocol. SPI mode is activated when P/S is kept high. The 6-bit serial word must be loaded with the MSB first. After shifting in the 6 bit word, a rising edge on LE will set the phase shifter to the desired state. While LE is high the CLK is masked to protect the data while implementing the change. SEROUT is SERIN delayed by 6 clock cycles.

When P/S is low, the serial control interface is disabled. When P/S is set high, pins 22, 23, and 24 have the LE, CLK, and SER IN function.

In serial mode operation, the outputs will stay constant while LE is kept low.

#### **Direct Parallel Mode**

The parallel mode is enabled when P/S is set low. In the direct parallel mode, the phase shifter is controlled by the parallel control inputs directly. When P/S is set low, pins 22, 23, and 24 have the D3, D2, and D1 function.

## **Mode Truth Table**

| P/S | LE  | Mode            |  |  |  |  |
|-----|-----|-----------------|--|--|--|--|
| 1   | Х   | Serial          |  |  |  |  |
| 0   | N/A | Direct Parallel |  |  |  |  |

# Truth Table (Digital Phase Shifter) 10

| D6 | D5 | D4 | D3 | D2 | D1 | Phase Shift     |
|----|----|----|----|----|----|-----------------|
| 0  | 0  | 0  | 0  | 0  | 0  | Reference Phase |
| 0  | 0  | 0  | 0  | 0  | 1  | 5.6°            |
| 0  | 0  | 0  | 0  | 1  | 0  | 11.2°           |
| 0  | 0  | 0  | 1  | 0  | 0  | 22.5°           |
| 0  | 0  | 1  | 0  | 0  | 0  | 45°             |
| 0  | 1  | 0  | 0  | 0  | 0  | 90°             |
| 1  | 0  | 0  | 0  | 0  | 0  | 180°            |
| 1  | 1  | 1  | 1  | 1  | 1  | 354.4°          |

10. 0 = CMOS Low; 1 = CMOS High, X is CMOS Low or High.

## **Serial Interface Timing Characteristics**


| Complete I       | Dames et al.  | Ту    | Units |       |       |  |
|------------------|---|-------|-------|-------|-------|--|
| Symbol           | Parameter   | -40°C | +25°C | +85°C | Units |  |
| t <sub>sck</sub> | Min. Serial Clock Period                            | 100   | 100   | 100   | ns    |  |
| t <sub>CS</sub>  | Min. Control Set-up Time                            | 20    | 20    | 20    | ns    |  |
| t <sub>CH</sub>  | Min. Control Hold Time                              | 20    | 20    | 20    | ns    |  |
| t <sub>LS</sub>  | Min. LE Set-up Time                                 | 10    | 10    | 10    | ns    |  |
| t <sub>LEW</sub> | Min. LE Pulse Width                                 | 10    | 10    | 10    | ns    |  |
| t <sub>LH</sub>  | t <sub>LH</sub> Min. Serial Clock Hold Time from LE |       | 10    | 10    | ns    |  |
| t <sub>LES</sub> | t <sub>LES</sub> Min. LE Pulse Spacing              |       | 630   | 630   | ns    |  |




Rev. V1

# Functionality Modes of Operation: Serial and Direct Parallel

# **Serial Input Interface Timing Diagram**



## Lead Free 4 mm 24-Lead PQFN †



<sup>&</sup>lt;sup>†</sup> Reference Application Note S2083 for lead-free solder reflow recommendations. Meets JEDEC moisture sensitivity level 1 requirements. Plating is 100% matte tin over copper.

# Digital Phase Shifter 6-Bit, 2.4 - 5.1 GHz



MAPS-011019

Rev. V1

# MACOM Technology Solutions Inc. ("MACOM"). All rights reserved.

These materials are provided in connection with MACOM's products as a service to its customers and may be used for informational purposes only. Except as provided in its Terms and Conditions of Sale or any separate agreement, MACOM assumes no liability or responsibility whatsoever, including for (i) errors or omissions in these materials; (ii) failure to update these materials; or (iii) conflicts or incompatibilities arising from future changes to specifications and product descriptions, which MACOM may make at any time, without notice. These materials grant no license, express or implied, to any intellectual property rights.

THESE MATERIALS ARE PROVIDED "AS IS" WITH NO WARRANTY OR LIABILITY, EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MACOM PRODUCTS INCLUDING FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHT, ACCURACY OR COMPLETENESS, OR SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES WHICH MAY RESULT FROM USE OF THESE MATERIALS.

MACOM products are not intended for use in medical, lifesaving or life sustaining applications. MACOM customers using or selling MACOM products for use in such applications do so at their own risk and agree to fully indemnify MACOM for any damages resulting from such improper use or sale.