



### Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	6.5V
Voltage	
Inputs and Outputs	-0.3V to V <sub>CC</sub> + 0.3V
Input Current Per Pin (Note 3)	±5mA
Total Package Input Current (Note 3)	±20mA
Storage Temperature	-65°C to +150°C
Package Dissipation at T <sub>A</sub> = 25°C	875 mW

Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 11)	2000V

### Operating Ratings (Notes 1 & 2)

Supply Voltage (V <sub>CC</sub> )	4.5 V <sub>DC</sub> to 6.0 V <sub>DC</sub>
Temperature Range	T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub>
ADC0811BCN, ADC0811CCN	0°C ≤ T <sub>A</sub> ≤ 70°C
ADC0811BCV	-40°C ≤ T <sub>A</sub> ≤ 85°C
ADC0811CCJ, ADC0811CCV	-40°C ≤ T <sub>A</sub> ≤ 85°C

### Electrical Characteristics

The following specifications apply for V<sub>CC</sub> = 4.75V to 5.25V, V<sub>REF</sub> = +4.6V to (V<sub>CC</sub> + 0.1V), φ<sub>2</sub> CLK = 2.097 MHz unless otherwise specified. **Boldface limits apply from T<sub>MIN</sub> to T<sub>MAX</sub>**; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C.

Parameter	Conditions	ADC0811CCJ			ADC0811BCN, ADC0811BCV ADC0811CCN, ADC0811CCV			Units
		Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	
<b>CONVERTER AND MULTIPLEXER CHARACTERISTICS</b>								
Maximum Total Unadjusted Error ADC0811BCN, ADC0811BCV ADC0811CCN, ADC0811CCV ADC0811CCJ	V <sub>REF</sub> = 5.00 V <sub>DC</sub> (Note 4)		±1			±½ ±1	±½ ±1	LSB LSB LSB
Minimum Reference Input Resistance		8		5	8		5	kΩ
Maximum Reference Input Resistance		8	11		8	11	11	kΩ
Maximum Analog Input Range	(Note 5)		<b>V<sub>CC</sub> + 0.05</b>			V <sub>CC</sub> + 0.05	<b>V<sub>CC</sub> + 0.05</b>	V
Minimum Analog Input Range			<b>GND - 0.05</b>			GND - 0.05	<b>GND - 0.05</b>	V
On Channel Leakage Current ADC0811BCJ, CCJ, BCN, CCN, BCV, CCV	On Channel = 5V Off Channel = 0V		<b>1000</b>			400	<b>1000</b>	nA
ADC0811CJ, BJ			<b>1000</b>					nA
ADC0811BCJ, CCJ, BCN, CCN, BCV, CCV	On Channel = 0V Off Channel = 5V (Note 9)		-1000			-400	-1000	nA
ADC0811BJ, CJ			-1000					nA
Off Channel Leakage Current ADC0811BCJ, CCJ, BCN, CCN, BCV, CCV	On Channel = 5V Off Channel = 0V		-1000			-400	<b>1000</b>	nA
ADC0811CJ, BJ			-1000					nA
ADC0811BCJ, CCJ, BCN, CCN, BCV, CCV	On Channel = 0V Off Channel = 5V (Note 9)		<b>1000</b>			400	<b>1000</b>	nA
ADC0811BJ, CJ			<b>1000</b>					nA
Minimum V <sub>TEST</sub> Internal Test Voltage	V <sub>REF</sub> = V <sub>CC</sub> , CH 11 Selected		<b>125</b>			125	<b>125</b>	(Note 10) Counts
Maximum V <sub>TEST</sub> Internal Test Voltage	V <sub>REF</sub> = V <sub>CC</sub> , CH 11 Selected		<b>130</b>			130	<b>130</b>	(Note 10) Counts

2

## Electrical Characteristics

The following specifications apply for  $V_{CC} = 4.75V$  to  $5.25V$ ,  $V_{REF} = +4.6V$  to  $(V_{CC} + 0.1V)$ ,  $\phi_2 CLK = 2.097$  MHz unless otherwise specified. **Boldface limits apply from  $T_{MIN}$  to  $T_{MAX}$** ; all other limits  $T_A = T_J = 25^\circ C$ . (Continued)

Parameter	Conditions	ADC0811CCJ			ADC0811BCN, ADC0811BCV, ADC0811CCN, ADC0811CCV			Units
		Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	
<b>DIGITAL AND DC CHARACTERISTICS</b>								
$V_{IN(1)}$ , Logical "1" Input Voltage (Min)	$V_{CC} = 5.25V$		<b>2.0</b>			2.0	<b>2.0</b>	V
$V_{IN(0)}$ , Logical "0" Input Voltage (Max)	$V_{CC} = 4.75V$		<b>0.8</b>			0.8	<b>0.8</b>	V
$I_{IN(1)}$ , Logical "1" Input Current (Max)	$V_{IN} = 5.0V$	0.005	<b>2.5</b>		0.005	2.5	<b>2.5</b>	$\mu A$
$I_{IN(0)}$ , Logical "0" Input Current (Max)	$V_{IN} = 0V$	-0.005	<b>-2.5</b>		-0.005	2.5	<b>-2.5</b>	$\mu A$
$V_{OUT(1)}$ , Logical "1" Output Voltage (Min)	$V_{CC} = 4.75V$ $I_{OUT} = -360 \mu A$ $I_{OUT} = -10 \mu A$		<b>2.4</b>			2.4	<b>2.4</b>	V
			<b>4.5</b>			4.5	<b>4.5</b>	V
$V_{OUT(0)}$ , Logical "0" Output Voltage (Max)	$V_{CC} = 5.25V$ $I_{OUT} = 1.6 mA$		<b>0.4</b>			0.4	<b>0.4</b>	V
$I_{OUT}$ , TRI-STATE Output Current (Max)	$V_{OUT} = 0V$ $V_{OUT} = 5V$	-0.01	<b>-3</b>		-0.01	-3	<b>-3</b>	$\mu A$
		0.01	<b>3</b>		0.01	3	<b>3</b>	$\mu A$
$I_{SOURCE}$ , Output Source Current (Min)	$V_{OUT} = 0V$	-12	<b>-6.5</b>		-14	-6.5	<b>-6.5</b>	mA
$I_{SINK}$ , Output Sink Current (Min)	$V_{OUT} = V_{CC}$	18	<b>8.0</b>		16	8.0	<b>8.0</b>	mA
$I_{CC}$ , Supply Current (Max)	$\overline{CS} = 1$ , $V_{REF}$ Open	1	<b>2.5</b>		1	2.5	<b>2.5</b>	mA
$I_{REF}$ (Max)	$V_{REF} = 5V$	<b>0.7</b>	<b>1</b>		<b>0.7</b>	1	<b>1</b>	mA

## AC CHARACTERISTICS

Parameter	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
$\phi_2 CLK$ , $\phi_2$ Clock Frequency	MIN	0.70		<b>1.0</b>	MHz
	MAX	3.0	2.0	<b>2.1</b>	
$SCLK$ , Serial Data Clock Frequency	MIN			<b>5.0</b>	KHz
	MAX	700	525	<b>525</b>	
$T_C$ , Conversion Process Time	MIN	Not Including MUX Addressing and Analog Input Sampling Times	48	<b>48</b>	$\phi_2$ cycles
	MAX		64	<b>64</b>	
$t_{ACC}$ , Access Time Delay From $\overline{CS}$ Falling Edge to DO Data Valid	MIN			<b>1</b>	$\phi_2$ cycles
	MAX			<b>3</b>	
$t_{SET-UP}$ , Minimum Set-up Time of $\overline{CS}$ Falling Edge to $SCLK$ Rising Edge				$4/\phi_2 CLK + \frac{1}{2 SCLK}$	sec
$t_{HCS}$ , $\overline{CS}$ Hold Time After the Falling Edge of $SCLK$				<b>0</b>	ns
$t_{CS}$ , Total $\overline{CS}$ Low Time	MIN			$t_{set-up} + 8/SCLK$	sec
	MAX			$t_{CS(min)} + 48/\phi_2 CLK$	sec
$t_{HDI}$ , Minimum DI Hold Time from $SCLK$ Rising Edge		0		<b>0</b>	ns
$t_{HDO}$ , Minimum DO Hold Time from $SCLK$ Falling Edge	$R_L = 30k$ , $C_L = 100 pF$			<b>10</b>	ns

## Electrical Characteristics

The following specifications apply for  $V_{CC} = 4.75V$  to  $5.25V$ ,  $V_{REF} = +4.6V$  to ( $V_{CC} + 0.1V$ ),  $\phi_2 CLK = 2.097$  MHz unless otherwise specified. **Boldface limits apply from  $T_{MIN}$  to  $T_{MAX}$** ; all other limits  $T_A = T_J = 25^\circ C$ . (Continued)

Parameter	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
<b>AC CHARACTERISTICS (Continued)</b>					
$t_{SDI}$ , Minimum DI Set-up Time to $S_{CLK}$ Rising Edge		200		<b>400</b>	ns
$t_{DDO}$ , Maximum Delay From $S_{CLK}$ Falling Edge to DO Data Valid	$R_L = 30k$ , $C_L = 100$ pF	180	400	<b>400</b>	ns
$t_{TRI}$ , Maximum DO Hold Time, (CS Rising edge to DO TRI-STATE)	$R_L = 3k$ , $C_L = 100$ pF	90	150	<b>150</b>	ns
$t_{CA}$ , Analog Sampling Time	After Address Is Latched CS = Low			<b><math>4/S_{CLK} + 1</math> <math>\mu s</math></b>	sec
$t_{RDO}$ , Maximum DO Rise Time	$R_L = 30$ k $\Omega$ , "TRI-STATE" to "HIGH" State	75	150	<b>150</b>	ns
	$C_L = 100$ pf "LOW" to "HIGH" State	150	300	<b>300</b>	
$t_{FDO}$ , Maximum DO Fall Time	$R_L = 30$ k $\Omega$ , "TRI-STATE" to "LOW" State	75	150	<b>150</b>	ns
	$C_L = 100$ pf "HIGH" to "LOW" State	150	300	<b>300</b>	
$C_{IN}$ , Maximum Input Capacitance	Analog Inputs, ANO-AN10 and $V_{REF}$	11		<b>55</b>	pF
	All Others	5		<b>15</b>	

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

**Note 2:** All voltages are measured with respect to ground.

**Note 3:** Under over voltage conditions ( $V_{IN} < 0V$  and  $V_{IN} > V_{CC}$ ) the maximum input current at any one pin is  $\pm 5$  mA. If the voltage at more than one pin exceeds  $V_{CC} + .3V$  the total package current must be limited to 20 mA. For example the maximum number of pins that can be over driven at the maximum current level of  $\pm 5$  mA is four.

**Note 4:** Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.

**Note 5:** Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than  $V_{CC}$  supply. Be careful during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0  $V_{DC}$  to 5  $V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.950  $V_{DC}$  over temperature variations, initial tolerance and loading.

**Note 6:** Typicals are at 25°C and represent most likely parametric norm.

**Note 7:** Guaranteed and 100% production tested under worst case condition.

**Note 8:** Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.


**Note 9:** Channel leakage current is measured after the channel selection.

**Note 10:** 1 count =  $V_{REF}/256$ .

**Note 11:** Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.


## Test Circuits

Leakage Current




TL/H/5587-17

DO Except "TRI-STATE"











TL/H/5587-6

Test Circuits (Continued)



TL/H/5587-22


Typical Performance Characteristics




TL/H/5587-16

# Timing Diagrams


## D0 "TRI-STATE" Rise & Fall Times




## D0 Low to High State



## D0 High to Low State




## Timing with a continuous SCLK




\*Strobing CS High and Low will abort the present conversion and initiate a new serial I/O exchange.

## Timing with a gated SCLK and CS Continuously Low




## Using CS To TRI-STATE D0



**Note:** Strobing CS Low during this time interval will abort the conversion in process.


Timing Diagrams (Continued)

$\overline{CS}$  High During Conversion



TL/H/5587-4

$\overline{CS}$  Low During Conversion



TL/H/5587-5

**Note:** DO and DI lines share the 8-bit I/O shift register (see Functional Block Diagram). Since the MUX address bits are shifted in on SCLK rising edges while SCLK falling edges shift out conversion data on DO, the eighth falling edge of SCLK will shift out the MSB MUX address bit (A7) on DO. Thus, if addressing channels CH8-CH10, a high DO will occur momentarily (one  $\phi_2$  clock period) until the 8-bit I/O shift register is cleared by the internal EOC signal.


Channel Addressing Table

TABLE I. ADC 0811 Channel Addressing

MUX ADDRESS								ANALOG CHANNEL SELECTED
A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
0	0	0	0	X	X	X	X	CH0
0	0	0	1	X	X	X	X	CH1
0	0	1	0	X	X	X	X	CH2
0	0	1	1	X	X	X	X	CH3
0	1	0	0	X	X	X	X	CH4
0	1	0	1	X	X	X	X	CH5
0	1	1	0	X	X	X	X	CH6
0	1	1	1	X	X	X	X	CH7
1	0	0	0	X	X	X	X	CH8
1	0	0	1	X	X	X	X	CH9
1	0	1	0	X	X	X	X	CH10
1	0	1	1	X	X	X	X	VTEST
1	1	X	X	X	X	X	X	LOGIC TEST MODE*

\* Analog channel inputs CH0 thru CH3 are logic outputs

# Functional Block Diagram



TL/H/5587--8

ADC0811

2



## Functional Description

### 1.0 DIGITAL INTERFACE

The ADC0811 uses five input/output pins to implement the serial interface. Taking chip select ( $\overline{CS}$ ) low enables the I/O data lines (DO and DI) and the serial clock input (SCLK). The result of the last conversion is transmitted by the A/D on the DO line, while simultaneously the DI line receives the address data that selects the mux channel for the next conversion. The mux address is shifted in on the rising edge of SCLK and the conversion data is shifted out on the falling edge. It takes eight SCLK cycles to complete the serial I/O. A second clock ( $\phi_2$ ) controls the SAR during the conversion process and must be continuously enabled.

### 1.1 CONTINUOUS SCLK

With a continuous SCLK input  $\overline{CS}$  must be used to synchronize the serial data exchange (see Figure 1). The ADC0811 recognizes a valid  $\overline{CS}$  one to three  $\phi_2$  clock periods after the actual falling edge of  $\overline{CS}$ . This is implemented to ensure noise immunity of the  $\overline{CS}$  signal. Any spikes on  $\overline{CS}$  less than one  $\phi_2$  clock period will be ignored.  $\overline{CS}$  must remain low during the complete I/O exchange which takes eight SCLK cycles. Although  $\overline{CS}$  is not immediately acknowledged for the purpose of starting a new conversion, the falling edge of  $\overline{CS}$  immediately enables DO to output the MSB (D7) of the previous conversion.

The first SCLK rising edge will be acknowledged after a set-up time ( $t_{set-up}$ ) has elapsed from the falling edge of  $\overline{CS}$ . This and the following seven SCLK rising edges will shift in the channel address for the analog multiplexer. Since there are 12 channels only four address bits are utilized. The first four SCLK cycles clock in the mux address, during the next four SCLK cycles the analog input is selected and sampled. During

this mux address/sample cycle, data from the last conversion is also clocked out on DO. Since D7 was clocked out on the falling edge of  $\overline{CS}$  only data bits D6–D0 remain to be received. The following seven falling edges of SCLK shift out this data on DO.

The 8th SCLK falling edge initiates the beginning of the A/D's actual conversion process which takes between 48 to 64  $\phi_2$  cycles ( $T_C$ ). During this time  $\overline{CS}$  can go high to TRI-STATE DO and disable the SCLK input or it can remain low. If  $\overline{CS}$  is held low a new I/O exchange will not start until the conversion sequence has been completed, however once the conversion ends serial I/O will immediately begin. Since there is an ambiguity in the conversion time ( $T_C$ ) synchronizing the data exchange is impossible. Therefore  $\overline{CS}$  should go high before the 48th  $\phi_2$  clock has elapsed and return low after the 64th  $\phi_2$  to synchronize serial communication.

A conversion or I/O operation can be aborted at any time by strobing  $\overline{CS}$ . If  $\overline{CS}$  is high or low less than one  $\phi_2$  clock it will be ignored by the A/D. If the  $\overline{CS}$  is strobed high or low between 1 to 3  $\phi_2$  clocks the A/D may or may not respond. Therefore  $\overline{CS}$  must be strobed high or low greater than 3  $\phi_2$  clocks to ensure recognition. If a conversion or I/O exchange is aborted while in process the consequent data output will be erroneous until a complete conversion sequence has been implemented.

### 1.2 DISCONTINUOUS SCLK

Another way to accomplish synchronous serial communication is to tie  $\overline{CS}$  low continuously and disable SCLK after its 8th falling edge (see Figure 2). SCLK must remain low for




FIGURE 1

TL/H/5587-18




FIGURE 2

TL/H/5587-19

## Functional Description (Continued)

at least  $64 \phi_2$  clocks to insure that the A/D has completed its conversion. If  $S_{CLK}$  is enabled sooner, synchronizing to the data output on  $DO$  is not possible since an end of conversion signal from the A/D is not available and the actual conversion time is not known. With  $\overline{CS}$  low during the conversion time ( $64 \phi_2$  max)  $DO$  will go low after the eighth falling edge of  $S_{CLK}$  and remain low until the conversion is completed. Once the conversion is through  $DO$  will transmit the MSB. The rest of the data will be shifted out once  $S_{CLK}$  is enabled as discussed previously.

If  $\overline{CS}$  goes high during the conversion sequence  $DO$  is tri-stated, and the result is not affected so long as  $\overline{CS}$  remains high until the end of the conversion.

### 1.2 MULTIPLEXER ADDRESSING

The four bit mux address is shifted, MSB first, into  $DI$ . Input data corresponds to the channel selected as shown in table 1. Care should be taken not to send an address greater than or equal to twelve (11XX) as this puts the A/D in a digital testing mode. In this mode the analog inputs  $CH0$  thru  $CH3$  become digital outputs, for our use in production testing.

### 2.0 ANALOG INPUT

#### 2.1 THE INPUT SAMPLE AND HOLD

The ADC0811's sample/hold capacitor is implemented in its capacitive ladder structure. After the channel address is received, the ladder is switched to sample the proper analog input. This sampling mode is maintained for  $1 \mu\text{sec}$  after the


eighth  $S_{CLK}$  falling edge. The hold mode is initiated with the start of the conversion process. An acquisition window of  $4t_{S_{CLK}} + 1 \mu\text{sec}$  is therefore available to allow the ladder capacitance to settle to the analog input voltage. Any change in the analog voltage before or after the acquisition window will not effect the A/D conversion result.

In the most simple case, the ladder's acquisition time is determined by the  $R_{on}$  (3K) of the multiplexer switches and the total ladder capacitance (90pf). These values yield an acquisition time of about  $2 \mu\text{sec}$  for a full scale reading. Therefore the analog input must be stable for at least  $2 \mu\text{sec}$  before and  $1 \mu\text{sec}$  after the eighth  $S_{CLK}$  falling edge to ensure a proper conversion. External input source resistance and capacitance will lengthen the acquisition time and should be accounted for.

Other conventional sample and hold error specifications are included in the error and timing specs of the A/D. The hold step and gain error sample/hold specs are taken into account in the ADC0811's total unadjusted error, while the hold settling time is included in the A/D's max conversion time of  $64 \phi_2$  clock periods. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. However, once the data is read it is lost and another conversion is started.


## Typical Applications

ADC0811-INS8048 INTERFACE



TL/H/5587-21

ADC0811 FUNCTIONAL CIRCUIT



TL/H/5587-20

Ordering Information

	Temperature Range	0°C to 70°C	-40°C to +85°C
Total Unadjusted Error	$\pm 1/2$ LSB	ADC0811BCN	ADC0811BCV
	$\pm 1$ LSB	ADC0811CCN	ADC0811CCJ ADC0811CCV
Package Outline		N20A	J20A, V20A