

Sample &

Buy



SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015

**TPS65010** 

# **TPS65010** Power and Battery Management IC for Li-Ion Powered Systems

Technical

Documents

#### **Features** 1

- Linear Charger Management for Single Li-Ion or Li-Polymer Cells
- Dual Input Ports for Charging From USB or From Wall Plug, Handles 100-mA and 500-mA USB Requirements
- Charge Current Programmable Through External Resistor
- 1-A, 95% Efficient Step-Down Converter for I/O and Peripheral Components (VMAIN)
- 400-mA, 90% Efficient Step-Down Converter for Processor Core (VCORE)
- 2x 200-mA LDOs for I/O and Peripheral Components, LDO Enable Through Bus
- Serial Interface Compatible With I<sup>2</sup>C, Supports 100-kHz, 400-kHz Operation
- LOW PWR Pin to Lower or Disable Processor Core Supply Voltage in Deep Sleep Mode
- 70-µA Quiescent Current
- 1% Reference Voltage
- **Thermal Shutdown Protection**

#### 2 Applications

- All Single Li-Ion Cell Operated Products Requiring Multiple Supplies Including:
  - PDA
  - Cellular and Smart Phone
  - Internet Audio Player
  - **Digital Still Camera**
- Digital Radio Player
- Split Supply DSP and µP Solutions

#### Description 3

The TPS65010 device is an integrated power and battery management IC for applications powered by one Li-Ion or Li-Polymer cell, and which require multiple power rails. The TPS65010 provides two highly efficient, 1.25-MHz step-down converters targeted at providing the core voltage and peripheral. I/O rails in a processor-based system. Both stepdown converters enter a low-power mode at light load for maximum efficiency across the widest possible range of load currents. The TPS65010 also integrates two 200-mA LDO voltage regulators, which are enabled through the serial interface. Each LDO operates with an input voltage range from 1.8 V to 6.5 V, thus allowing them to be supplied from one of the step-down converters or directly from the battery.

The TPS65010 also has a highly integrated and flexible Li-Ion linear charger and system power management. It offers integrated USB-port and ACadapter supply management with autonomous powersource selection, power FET and current sensor, high accuracy current and voltage regulation, charge status, and charge termination.

Support &

Community

2.2


Tools &

Software

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65010	VQFN (48)	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



## Block Diagram



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Features ..... 1

Applications ..... 1

Description ..... 1

Revision History..... 2 Pin Configuration and Functions...... 3

Absolute Maximum Ratings ...... 5 ESD Ratings...... 5

Recommended Operating Conditions ...... 5

6.7 Serial Interface Timing Requirements...... 11 6.8 Dissipation Ratings ..... 12 6.9 Typical Characteristics ...... 12

Detailed Description ..... 17 7.1 Overview ...... 17 7.2 Functional Block Diagram ...... 18

1

2

3

4

5 6

7

6.1

6.2

6.3

6.4

2

Copyright © 2003–2015, Texas Instruments Incorporated

# **Table of Contents**

	7.3	Feature Description	19
	7.4	Device Functional Modes	28
	7.5	Programming	34
	7.6	Register Maps	38
8	Арр	lication and Implementation	47
	8.1	Application Information	47
	8.2	Typical Applications	48
9	Pow	er Supply Recommendations	53
	9.1	LDO1 Output Voltage Adjustment	53
10	Lay	out	53
	10.1	Layout Guidelines	53
	10.2	Layout Example	54
11	Dev	ice and Documentation Support	55
	11.1	Community Resources	55
	11.2	Trademarks	55
	11.3	Electrostatic Discharge Caution	55
	11.4	Glossary	<mark>55</mark>
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	55

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (January 2005) to Revision C


•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
	Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

www.ti.com

Page



# 5 Pin Configuration and Functions



NC - No internal connection

#### **Pin Functions**

PIN		1/0	DESCRIPTION		
NAME	NO.	I/O			
CHARGER SECTION					
AC	40	I	Charger input voltage from AC adapter. The AC pin can be left open or can be connected to ground if the charger is not used.		
AGND2	44		Analog ground connection. All analog ground pins are connected internally on the chip.		
ISET	37	I	External charge current setting resistor connection for use with AC adapter.		
NC	27	_	Connect this pin to GND.		
PG	11	0	Indicates when a valid power supply is present for the charger (open-drain).		
Thermal pad	-	—	Connect the thermal pad to GND.		
TS	38	I	Battery temperature sense input.		
USB	43	I	Charger input voltage from USB port. The USB pin can be left open or can be connected to ground if the charger is not used.		
VBAT_A	41	I	Sense input for the battery voltage. Connect directly with the battery.		
VBAT_B	42	0	Power output of the battery charger. Connect directly with the battery.		
SWITCHING REGULA	TOR SECTIO	N			
AGND3	45		Analog ground connection. All analog ground pins are connected internally on the chip.		
L1_A, L1_B	9,10		Switch pin of VMAIN converter. The VMAIN inductor is connected here.		
L2	4	_	Switch pin of VCORE converter. The VCORE inductor is connected here.		
PGND1_A, PGND1_B	15,16	—	Power ground for VMAIN converter.		

Copyright © 2003–2015, Texas Instruments Incorporated

**TPS65010** SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015

www.ti.com

NSTRUMENTS

**EXAS** 

# Pin Functions (continued)

PIN					
NAME	NO.	I/O	DESCRIPTION		
PGND2	46	_	Power ground for VCORE converter.		
VCC	6	I	Power supply for digital and analog circuitry of MAIN and CORE DC-DC converters. This must be connected to the same voltage supply as VINCORE and VINMAIN. Also supplies serial interface block.		
VCORE	48	I	VCORE feedback voltage sense input, connect directly to VCORE.		
VINCORE	5	I	Input voltage for VCORE step-down converter. This must be connected to the same voltage supply as VINMAIN and VCC.		
VINMAIN_A, VINMAIN_B	7,8	Ι	Input voltage for VMAIN step-down converter. This must be connected to the same voltage supply as VINCORE and VCC.		
VMAIN	13	I	VMAIN feedback voltage sense input, connect directly to VMAIN		
LDO REGULATOR S	SECTION				
AGND1	21	_	Analogue ground connection. All analog ground pins are connected internally on the chip.		
VFB_LDO1	23	I	Feedback input from external resistive divider for LDO1.		
VINLDO1	22	I	Input voltage for LDO1.		
VINLDO2	19	I	Input voltage for LDO2.		
VLDO1	24	0	Output voltage for LDO1.		
VLDO2	20	0	Output and feedback voltage for LDO2.		
DRIVER SECTION		+	ł		
LED2	2	0	LED driver, with blink rate programmable through serial interface.		
VIB	3	0	Vibrator driver, enabled through serial interface.		
CONTROL AND I2C	SECTION	1			
BATT_COVER	39	I	Indicates if battery cover is in place.		
DEFCORE	1	I	Input signal indicating default VCORE voltage, 0 = 1.5 V, 1 = 1.6 V.		
DEFMAIN	12	I	Input signal indicating default VMAIN voltage, 0 = 3.0 V, 1 = 3.3 V.		
GPIO1	26	I/O	General-purpose open-drain input/output.		
GPIO2	25	I/O	General-purpose open-drain input/output.		
GPIO3	18	I/O	General-purpose open-drain input/output.		
GPIO4	17	I/O	General-purpose open-drain input/output.		
HOT_RESET	31	I	Push button reset input used to reboot or wake-up processor through TPS65010.		
IFLSB	28	I	LSB of serial interface address used to distinguish two devices with the same address.		
INT	35	0	Indicates a charge fault or termination, or if any of the regulator outputs are below the lower tolerance level, active low (open-drain).		
LOW_PWR	36	I	Input signal indicating deep sleep mode, VCORE is lowered to predefined value or disabled.		
MPU_RESET	32	0	Open-drain reset output generated by user activated HOT_RESET		
PB_ONOFF	47	I	Push button enable pin, also used to wake-up processor from <i>low power</i> mode.		
PS_SEQ	14	I	Sets power-up/down sequence of step-down converters.		
PWRFAIL	34	0	Open-drain output. Active low when UVLO comparator indicates low VBAT condition or when shutdown is about to occur due to an overtemperature condition or when the battery cover is removed (BATT_COVER has gone low).		
RESPWRON	33	0	Open-drain system reset output, generated according to the state of the LDO1 output voltage.		
SCLK	30	I	Serial interface clock line.		
SDAT	29	I/O	Serial interface data/address.		



#### Specifications 6

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted<sup>(1)(2)</sup>

	MIN	MAX	UNIT
Input voltage on VAC pin with respect to AGND		20	V
Input voltage range on all other pins except AGND/PGND pins with respect to AGND	-0.3	7	V
HBM and CBM capabilities at pins VIB, PG, and LED2		1	kV
Current at AC, VBAT, VINMAIN, L1, PGND1		1800	mA
Peak current at all other pins		1000	mA
Continuous power dissipation		ssipation tings	
Operating free-air temperature, T <sub>A</sub>	-40	85	°C
Maximum junction temperature, T <sub>J</sub>		125	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The TPS65012 is housed in a 48-pin QFN PowerPAD<sup>™</sup> package with exposed leadframe on the underside.

(2)

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	1000	V
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{\rm (2)}$	1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (2)

#### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>(AC)</sub>	Supply voltage from AC adapter	4.5		5.5	V
V <sub>(USB)</sub>	Supply voltage from USB	4.4		5.25	V
V <sub>(BAT)</sub>	Voltage at battery charger	2.5		4.2	V
C <sub>I(AC)</sub>	Input capacitor at AC input		1		μF
C <sub>I(USB)</sub>	Input capacitor at USB input		1		μF
C <sub>I(BAT)</sub>	Input capacitor at VBAT output		0.1		μF
V <sub>I(MAIN)</sub> ,V <sub>I(CORE)</sub> ,V <sub>CC</sub>	Input voltage range step-down convertors	2.5		6.0	V
V <sub>O(MAIN)</sub>	Output voltage range for main step-down convertor	2.5		3.3	V
V <sub>I(CORE)</sub>	Output voltage range for core step-down convertor	0.85		1.6	
V <sub>I(LDO1)</sub> , V <sub>I(LDO2)</sub>	Input voltage range for LDOs	1.8		6.5	V
V <sub>O(LDO1-2)</sub>	Output voltage range for LDOs	0.9		V <sub>I(LDO1-2)</sub>	V
I <sub>O(L1)</sub>	Maximum output current at L1	1000			mA
L <sub>(L1)</sub>	Inductor at L1 <sup>(1)</sup>		6.8		μH
C <sub>I(VCC)</sub>	Input capacitor at VCC <sup>(1)</sup>		1		μF
C <sub>I(MAIN)</sub>	Input capacitor at VINMAIN <sup>(1)</sup>		22		μF
C <sub>I(CORE)</sub>	Input capacitor at VINCORE (1)		10		μF
C <sub>O(1)</sub>	Output capacitor at VMAIN <sup>(1)</sup>		22		μF
I <sub>O(L2)</sub>	Maximum output current at L2	400			mA

(1) See Application and Implementation section for more information

TEXAS INSTRUMENTS

www.ti.com

## **Recommended Operating Conditions (continued)**

		MIN	NOM	MAX	UNIT
L <sub>(L2)</sub>	Inductor at L2 <sup>(1)</sup>		10		μH
C <sub>O(2)</sub>	Output capacitor at VCORE <sup>(1)</sup>		10		μF
C <sub>I(1-2)</sub>	Input capacitor at VINLDO1, VINLDO2 <sup>(1)</sup>		1		μF
C <sub>O(1-2)</sub>	Output capacitor at VLDO1-2 <sup>(1)</sup>		2.2		μF
I <sub>O(LDO1,2)</sub>	Maximum output current at VLDO1,2	200			mA
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C
R <sub>(CC)</sub>	Resistor from $V_{l(main)}, V_{l(core)}$ to $V_{CC}$ used for filtering, $C_{l(VCC)}$ = 1 $\mu F$		10	100	Ω

## 6.4 Thermal Information

		TPS65010	
	THERMAL METRIC <sup>(1)</sup>	RGZ (VQFN)	UNIT
		48 PIN	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	27.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	14.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4.6	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

# 6.5 Electrical Characteristics

 $V_{I(MAIN)} = V_{I(CORE)} = V_{CC} = V_{I(LDO1)} = V_{I(LDO2)} = 3.6 \text{ V}, \text{ } T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, \text{ typical values are at } T_{A} = 25^{\circ}\text{C} \text{ battery charger specifications are valid in the range } 0^{\circ}\text{C} < T_{A} < 85^{\circ}\text{C} \text{ unless otherwise noted}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CONTROL S	IGNALS: LOW_PWR, SCLK, SDAT (INPUT)					
V <sub>IH</sub>	High level input voltage	$I_{IH} = 20 \ \mu A^{(1)}$	2		$V_{CC}$	V
V <sub>IL</sub>	Low level input voltage	$I_{IL} = 10 \ \mu A$	0		0.8	V
I <sub>IB</sub>	Input bias current			0.01	1.0	μA
CONTROL S	IGNALS: PB_ONOFF, HOT_RESET, BATT_C	OVER				
V <sub>IH</sub>	High level input voltage	$I_{IH} = 20 \ \mu A^{(1)}$	0.8 V <sub>CC</sub>		6	V
V <sub>IL</sub>	Low level input voltage	$I_{IL} = 10 \ \mu A$	0		0.4	V
R <sub>(pb_onoff)</sub>	Pulldown resistor at PB_ONOFF			1000		kΩ
R <sub>(hot_reset)</sub>	Pullup resistor at HOT_RESET, connected to VCC			1000		kΩ
R <sub>(batt_cover)</sub>	Pulldown resistor at BATT_COVER			2000		kΩ
t <sub>(glitch)</sub>	De-glitch time at all 3 pins		38	56	77	ms
t <sub>(batt_cover)</sub>	Delay after t <sub>(glitch)</sub> (PWRFAIL goes low) before supplies are disabled when BATT_COVER goes low.		1.68	2.4	3.2	ms
CONTROL S	IGNALS: MPU_RESET, PWRFAIL, RESPWRC	N, INT, SDAT (OUTPUT)				
V <sub>OH</sub>	High level output voltage				6	V
V <sub>OL</sub>	Low level output voltage	I <sub>IL</sub> = 10 mA	0		0.3	V
t <sub>d(mpu_nreset)</sub>	Duration of low pulse at MPU_RESET		100			μs
t <sub>d(nrespwron)</sub>	Duration of low pulse at RESPWRON after	CHGCONFIG<7> = 0(Default)	800	1000	1200	<b>m</b> 0
	VLDO1 is in regulation	CHGCONFIG<7> = 1	49	69	89	ms

<sup>(1)</sup> If the input voltage is higher than V<sub>CC</sub>, an additional input current, limited by an internal 10-k resister, flows.



# **Electrical Characteristics (continued)**

 $V_{I(MAIN)} = V_{I(CORE)} = V_{CC} = V_{I(LDO1)} = V_{I(LDO2)} = 3.6 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, \text{ typical values are at } \text{T}_{\text{A}} = 25^{\circ}\text{C} \text{ battery charger specifications are valid in the range } 0^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C} \text{ unless otherwise noted}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d(uvlo)</sub>	Time between UVLO going (PWRFAIL going low) and disabled			1.68	2.4	3.2	ms
t <sub>d(overtemp)</sub>	Time between chip overter condition being recognized going low) and supplies be	(PWRFAIL		1.68	2.4	3.2	ms
SUPPLY PI	N: VCC						
I <sub>(Q)</sub>	Operating quiescent currer	nt	$V_I = 3.6 V$ , current into Main + Core + $V_{CC}$			58	μA
I <sub>O(SD)</sub>	Shutdown supply current		$V_I = 3.6 V, BATT_COVER = GND,$ Current into Main + Core + $V_{CC}$		15	25	μA
VMAIN STE	P-DOWN CONVERTER						
VI	Input voltage range			2.5		6.0	V
lo	Maximum output current			1000			mA
O(SD)	Shutdown supply current		BATT_COVER = GND		0.1	1	μA
DS(on)	P-channel MOSFET on-res	sistance	$V_{I(MAIN)} = V_{GS} = 3.6 V$		110	210	mΩ
lkg(p)	P-channel leakage current		V <sub>(DS)</sub> = 6.0 V			1	μA
DS(on)	N-channel MOSFET on-res	sistance	$V_{I(MAIN)} = V_{GS} = 3.6 V$		110	200	mΩ
lkg(N)	N-channel leakage current		V <sub>(DS)</sub> = 6.0 V			1	μA
L	P-channel current limit		2.5 V< V <sub>I(MAIN)</sub> < 6.0 V	1.4	1.75	2.1	А
s	Oscillator frequency			1	1.25	1.5	MHz
	Fixed output voltage		$V_{I(MAIN)} = 2.7 \text{ V to } 6.0 \text{ V}; I_0 = 0 \text{ mA}$	0%		3%	
		2.5 V	$V_{I(MAIN)} = 2.7 V \text{ to } 6.0 V;$ 0 mA ≤ I <sub>O</sub> ≤ 1000 mA	3%		3%	
			$V_{I(MAIN)} = 2.95 \text{ V to 6.0 V; } I_{O} = 0 \text{ mA}$	0%		3%	
,		2.75 V	$V_{I(MAIN)} = 2.95 V \text{ to } 6.0 V;$ 0 mA ≤ I <sub>O</sub> ≤ 1000 mA	3%		3%	
O(MAIN)			$V_{I(MAIN)} = 3.2 \text{ V to } 6.0 \text{ V}; I_0 = 0 \text{ mA}$	0%		3%	
		3.0 V	$V_{I(MAIN)} = 3.2 V \text{ to } 6.0 V;$ 0 mA ≤ I <sub>O</sub> ≤ 1000 mA	3%		3%	
			$V_{I(MAIN)} = 3.5 \text{ V} \text{ to } 6.0 \text{ V}; I_O = 0 \text{ mA}$	0%		3%	
		3.3 V	$V_{I(MAIN)} = 3.5 V \text{ to } 6.0 V;$ 0 mA ≤ I <sub>O</sub> ≤ 1000 mA	3%		3%	
	Line regulation		$V_{I(MAIN)}$ = $V_{O(MAIN)}$ + 0.5 V (min. 2.5 V) to 6.0 V, $I_{O}$ = 10 mA		0.5		%/V
	Load regulation		I <sub>O</sub> = 10 mA to 1000 mA		0.12		%/A
R <sub>(VMAIN)</sub>	VMAIN discharge resistand	ce			400		Ω
CORE STI	EP-DOWN CONVERTER						
V <sub>I</sub>	Input voltage range			2.5		6.0	V
0	Maximum output current			400			mA
O(SD)	Shutdown supply current		BATT_COVER = GND		0.1	1	μA
DS(on)	P-channel MOSFET on-res	sistance	$V_{I(CORE)} = V_{GS} = 3.6 \text{ V}$		275	530	mΩ
lkg(p)	P-channel leakage current		V <sub>DS</sub> = 6.0 V		0.1	1	μA
DS(on)	N-channel MOSFET on-res	sistance	$V_{I(CORE)} = V_{GS} = 3.6 V$		275	500	mΩ
lkg(N)	N-channel leakage current		V <sub>DS</sub> = 6.0 V		0.1	1	μA
L	P-channel current limit		$2.5 \text{ V} < \text{V}_{\text{I(CORE)}} < 6.0 \text{ V}$	600	700	900	mA
s	Oscillator frequency			1	1.25	1.5	MHz



# **Electrical Characteristics (continued)**

 $V_{I(MAIN)} = V_{I(CORE)} = V_{CC} = V_{I(LDO1)} = V_{I(LDO2)} = 3.6 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, \text{ typical values are at } \text{T}_{\text{A}} = 25^{\circ}\text{C} \text{ battery charger specifications are valid in the range } 0^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C} \text{ unless otherwise noted}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		0.85 V	$V_{I(CORE)}$ = 2.5 V to 6.0 V; I <sub>O</sub> = 0 mA, C <sub>O</sub> = 22 µF	0%		3%	
		0.85 V	$V_{I(CORE)}$ = 2.5 V to 6.0 V; 0 mA $\leq$ I_0 $\leq$ 400 mA, C_0= 22 $\mu F$	3%		3%	
		1.0 V		0%		3%	
		1.0 V	$V_{I(CORE)}$ = 2.5 V to 6.0 V; 0 mA $\leq$ $I_O$ $\leq$ 400 mA, $C_O$ = 22 $\mu F$	3%		3%	
		1.1 V	$\begin{array}{l} V_{I(CORE)} = 2.5 \ V \ to \ 6.0 \ V; \\ I_{O} = 0 \ mA, \ C_{O} = 22 \ \mu F \end{array}$	0%		3%	
			$\begin{array}{l} V_{I(CORE)} = 2.5 \text{ V to } 6.0 \text{ V}; \\ 0 \text{ mA} \leq I_O \leq 400 \text{ mA}, \text{ C}_O = 22 \mu\text{F} \end{array}$	3%		3%	
			$V_{I(CORE)} = 2.5 \text{ V to 6.0 V; } I_O = 0 \text{ mA}$	0%		3%	
V <sub>O(CORE)</sub>	Fixed output voltage	1.2 V	$V_{I(CORE)}$ = 2.5 V to 6.0 V; 0 mA $\leq$ $I_{O}$ $\leq$ 400 mA	3%		3%	
			$V_{I(CORE)} = 2.5 \text{ V to } 6.0 \text{ V}; I_O = 0 \text{ mA}$	0%		3%	
		1.3 V	$V_{I(CORE)}$ = 2.5 V to 6.0 V; 0 mA $\leq$ I <sub>O</sub> $\leq$ 400 mA	3%		3%	
			$V_{I(CORE)} = 2.5 \text{ V to } 6.0 \text{ V}; I_O = 0 \text{ mA}$	0%		3%	
		1.4 V	$V_{I(CORE)}$ = 2.5 V to 6.0 V; 0 mA $\leq$ I <sub>O</sub> $\leq$ 400 mA	3%		3%	
			$V_{I(CORE)}$ = 2.5 V to 6.0 V; $I_O$ = 0 mA	0%		3%	
		1.5 V	$V_{I(CORE)} = 2.5 V \text{ to } 6.0 V;$ 0 mA $\leq I_O \leq 400 \text{ mA}$	3%		3%	
			$V_{I(\text{CORE})}$ = 2.5 V to 6.0 V; $I_{O}$ = 0 mA	0%		3%	
		1.6 V	$V_{I(CORE)} = 2.5 V \text{ to } 6.0 V;$ 0 mA $\leq I_{O} \leq 400 \text{ mA}$	3%		3%	
	Line regulation		$V_{I(CORE)} = V_{O(MAIN)} + 0.5 V$ (min. 2.5 V) to 6.00 V, I <sub>O</sub> = 10 mA		1		%/V
	Load regulation		I <sub>O</sub> = 10 mA to 400 mA		0.002		%/mA
R <sub>(VCORE)</sub>	VCORE discharge resistar	nce			400		Ω
VLDO1 AND	) VLDO2 LOW-DROPOUT RE	GULATORS					
V <sub>I</sub>	Input voltage range			1.8		6.5	V
Vo	LDO1 output voltage range	9		0.9		VINLDO1	V
V <sub>ref</sub>	Reference voltage			485	500	515	mV
V <sub>o</sub>	LDO2 output voltage range	9		1.8		3.0	V
0	Maximum output current		Full-power mode	200			mA
0			Low-power mode	30			mA
(SC)	LDO1 and LDO2 short-circ	cuit current limit	VLDO1 = GND, VLDO2 = GND			650	mA
	Dropout voltage		I <sub>O</sub> = 200 mA, VINLDO1,2 = 1.8 V			300	mV
	Total accuracy					±3%	
	Line regulation		VINLDO1,2 = VLDO1,2 + 0.5 V (min. 2.5 V) to 6.5 V, $I_{O}$ = 10 mA		0.75		%/V
	Load regulation		I <sub>O</sub> = 10 mA to 200 mA		0.011		%/mA
	Regulation time		Load change from 10% to 90%			0.1	ms
			Low-power mode		0.1		
(QFP)	LDO quiescent current (ea	1	Full-power mode		16	30	μA
I <sub>(QLPM)</sub>	LDO quiescent current (ea	,	Low-power mode		12	18	μA
I <sub>O(SD)</sub>	LDO shutdown current (ea	ich LDO)			0.1	1	μA
I <sub>lkg(FB)</sub>	Leakage current feedback				0.01	0.1	μA



# 6.6 Battery Charger Electrical Characteristics

$V_{O(BEG)} + V$	$V_{(DO-MAX)} \leq V$	(CHG) = V(AC) O	r V <sub>(USB)</sub> , I <sub>(TEBM)</sub>	< I <sub>0</sub> ≤ 1 A	, 0°C < T <sub>A</sub> < 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(AC)</sub>	Input voltage range		4.5		5.5	V
V <sub>(USB)</sub>	Input voltage range		4.35		5.25	V
I <sub>CC(VCHG)</sub>	Supply current	$V_{(CHG)} > V_{(CHG)}min$		1.2	2	mA
I <sub>CC(SLP)</sub>	Sleep current	$\begin{array}{l} \mbox{Sum of currents into VBAT pin,} \\ V_{(CHG)} < V_{(SLP-ENTRY)}, \\ 0^{\circ}C \leq T_J \leq 85^{\circ}C \end{array}$		2	5	μA
I <sub>CC(STBY)</sub>	Standby current	Current into USB pin		200	45 400	μA
VOLTAGE RE		Current into AC pin		200	400	
V <sub>o</sub>	Output voltage	$V_{(CHG)}$ min $\geq 4.5 V$	4.15	4.20	4.25	V
•0		(0.1.0)	4.15	4.20	4.25	v
	Dropout voltage (V <sub>(AC)</sub> - VBAT)			500	800	mV
V <sub>DO</sub>	Dropout voltage (V <sub>(USB)</sub> - VBAT)			300	500	mV
	Dropout voltage (V <sub>(USB)</sub> - VBAT)			100	150	mV
CURRENT RE	GULATION					
I <sub>O(AC)</sub>	Output current range for AC operation <sup>(1)</sup>	$\label{eq:V_CHG} \begin{split} V_{CHG} &\geq 4.5 V,  V_{I(OUT)} > V_{(LOWV)}, \\ V_{(AC)} - V_{I(BAT)} > V_{(DO-MAX)} \end{split}$	100		1000	mA
	Output current set voltage for AC operation at ISET pin. 100% output current I <sup>2</sup> C register CHGCONFIG<4:3> = 11		2.45	2.50	2.55	V
V <sub>(SET)</sub>	75% output current I <sup>2</sup> C register CHGCONFIG<4:3> = 10	$V_{min} \ge 4.5V, V_{I(BAT)} > V_{(LOWV)}, V_{(AC)}$ -	1.83	1.91	1.99	V
	50% output current I <sup>2</sup> C register CHGCONFIG<4:3> = 01	$V_{I(BAT)} > V_{(DO-MAX)}$	1.23	1.31	1.39	V
	32% output current I <sup>2</sup> C register CHGCONFIG<4:3> = 00		0.76	0.81	0.86	V
		100 mA < I <sub>O</sub> < 1000 mA	310	330	350	
KSET	Output current set factor for ac operation	10 mA < I <sub>O</sub> < 100 mA	300	340	380	mA
		$\begin{array}{l} V_{(CHG)}mn \geq 4.35 \ V, \ V_{I(BAT)} > V_{(LOWV)}, \\ V_{(USB)} - V_{I(BAT)} > V_{(DO\cdot MAX)}, \\ l^2C \ register \ CHGCONFIG<2> = 0 \end{array}$	80		100	mA
I <sub>O(USB)</sub>	Output current range for USB operation	$ \begin{array}{l} V_{(CHG)}min \geq 4.5 \ V, \ V_{I(BAT)} > V_{(LOWV)}, \\ V_{USB} \ \ V_{I(BAT)} > V_{(DO-MAX)}, \\ I^2C \ register \ CHGCONFIG<2> = 1 \end{array} $	400		500	mA
R <sub>(ISET)</sub>	Resistor range at ISET pin		825		8250	Ω
PRECHARGE	CURRENT REGULATION, SHORT-CIRCUIT CURRENT	, AND BATTERY DETECTION CURRENT	-		<sup>1</sup>	
V <sub>(LOWV)</sub>	Precharge to fast-charge transition threshold, voltage on VBAT pin.	V <sub>(CHG)</sub> min ≥ 4.5V	2.8	3.0	3.2	V
	Deglitch time	$V_{(CHG)}min \geq 4.5~V,~V_{I(OUT)}$ decreasing below threshold; 100-ns fall time, 10-mV overdrive	250	375	500	ms
I(PRECHG)	Precharge current <sup>(2)</sup>	$0 \le V_{I(OUT)} < V_{(LOWV)}, t < t_{(PRECHG)}$	10		100	mA
(DETECT)	Battery detection current			200		μA
V <sub>(SET-PRECHG)</sub>	Voltage at ISET pin	$0 \le V_{I(OUT)} < V_{(LOWV)}, t < t_{(PRECHG)}$	240	255	270	mV
, ,						
I <sub>(TAPER)</sub>	Taper current detect range (3)	$V_{I(OUT)} > V_{(RCH)}, t < t_{(TAPER)}$	10		100	mA
V <sub>(SET_TAPER)</sub>	Voltage at ISET pin for charge TAPER detection	$V_{I(OUT)} > V_{(BCH)}, t < t_{(TAPER)}$	235	250	265	mV

$$I_{O(AC)} = \frac{KSET \times V_{(SET)}}{R_{(ISET)}}$$

(1)  
(1)  
(1)  
(2)  

$$I_{(PRECHG)} = \frac{K_{(ISET)}}{KSET \times V_{(SET\_PRECHG)}}$$

$$R_{(ISET)}$$

$$R_{(ISET)}$$

STRUMENTS

EXAS

# **Battery Charger Electrical Characteristics (continued)**

# $V_{O(REG)} + V_{(DO-MAX)} \le V_{(CHG)} = V_{(AC)} \text{ or } V_{(USB)}, I_{(TERM)} < I_O \le 1 \text{ A}, 0^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(SET_TERM)</sub>	Voltage at ISET pin for charger termination detection <sup>(4)</sup>	$V_{I(OUT)} > V_{(RCH)}$	11	18	25	mV
	Deglitch time for $I_{(TAPER)}$	$V_{(CHG)}$ min $\geq$ 4.5V, charging current increasing or decreasing above and below; 100-ns fall time, 10-mV overdrive	250	375	500	ms
	Deglitch time for $I_{(\text{TERM})}$	V <sub>(CHG)</sub> min ≥ 4.5 V, charging current decreasing below;100-ns fall time, 10-mV overdrive	250	375	500	ms
TEMPERATU	RE COMPARATOR				÷	
V <sub>(LTF)</sub>	Low (cold) temperature threshold		2.475	2.50	2.525	V
V <sub>(HTF)</sub>	High (hot) temperature threshold		0.485	0.5	0.515	V
I <sub>(TS)</sub>	TS current source		95	102	110	μA
	Deglitch time for temperature fault		250	375	500	ms
BATTERY RE	CHARGE THRESHOLD					
V <sub>(RCH)</sub>	Recharge threshold	V <sub>(CHG)</sub> min≥ 4.5 V	V <sub>O(REG)</sub> - 0.115	V <sub>O(REG)</sub> -0.1	V <sub>O(REG)</sub> - 0.085	V
	Deglitch time	$\label{eq:V_(CHG)} \begin{array}{l} V_{(CHG)} \text{min} \geq 4.5 \ V, \ V_{I(OUT)} \ decreasing \\ \text{below threshold; 100 ns fall time,} \\ 10 \ mV \ overdrive \end{array}$	250	375	500	ms
TIMERS						
t <sub>(PRECHG)</sub>	Precharge timer	V <sub>(CHG)</sub> min ≥ 4.5 V	1500	1800	2160	sec
t <sub>(TAPER)</sub>	Taper timer	$V_{(CHG)}$ min ≥ 4.5 V	1500	1800	2160	sec
(CHG)	Charge timer	V <sub>(CHG)</sub> min ≥ 4.5 V	15000	18000	21600	sec
SLEEP AND S	STANDBY					
V <sub>(SLP-ENTRY)</sub>	Sleep-mode entry threshold, $\overline{PG}$ output = high	$2.3 \text{ V} \leq \text{V}_{I(\text{OUT})} \leq \text{V}_{O(\text{REG})}$			V <sub>(CHG)</sub> ≤ V <sub>I(OUT)</sub> +150 mV	V
V <sub>(SLP_EXIT)</sub>	Sleep-mode exit threshold, $\overrightarrow{PG}$ output = low	$2.3 \text{ V} \leq \text{V}_{I(\text{OUT})} \leq \text{V}_{O(\text{REG})}$	V <sub>(CHG)</sub> ≥ V <sub>I(OUT)</sub> +190 mV			V
	Deglitch time for sleep mode entry and exit	AC or USB decreasing below threshold; 100-ns fall time, 10-mV overdrive	200	375	500	ms
t <sub>(USB_DEL)</sub>	Delay between valid USB voltage being applied and start of charging process from USB			375		ms
CHARGER PC	DWER-ON-RESET, UVLO, AND $V_{(IN)}$ RAMP RATE					
V <sub>(CHGUVLO)</sub>	Charger undervoltage lockout	V <sub>(CHG)</sub> decreasing	2.27	2.5	2.75	V
	Hysteresis			27		mV
V <sub>(CHGOVLO)</sub>	Charger overvoltage lockout	$V_{(AC)}$ increasing		6.6		V
	Hysteresis				0.5	V
CHARGER O	/ERTEMPERATURE SUSPEND					
T <sub>(suspend)</sub>	Temperature at which charger suspends operation			145		°C
T <sub>(hyst)</sub>	Hysteresis of suspend threshold			20		°C
LOGIC SIGNA	LS DEFMAIN, DEFCORE, PS_SEQ, IFLSB					
/ <sub>IH</sub>	High level input voltage	I <sub>IH</sub> = 20 μA	V <sub>CC</sub> -0.5		$V_{CC}$	V
VIL	Low level input voltage	$I_{IL} = 10 \ \mu A$	0		0.4	V
I <sub>IB</sub>	Input bias current			0.01	1.0	μA
LOGIC SIGNA	LS GPIO1-4					
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 1 mA, configured as an open- drain output			0.3	V
V <sub>OH</sub>	High level output voltage	Configured as an open-drain output			6	V

 $KSET \times V_{(SET\_TERM)}$  $I_{(TERM)} =$ R<sub>(ISET)</sub> (4)

10 Submit Documentation Feedback



# **Battery Charger Electrical Characteristics (continued)**

$V_{\alpha(D=\alpha)} + V_{(D=\alpha)} < $	$V_{(\alpha)} = V_{(\alpha)} \circ c$	or Vulor Large C	I <sub>O</sub> ≤ 1 A, 0°C < T <sub>A</sub> < 85°C
$\mathbf{v}_{O(\text{REG})} + \mathbf{v}_{(\text{DO-MAX})} \rightarrow$	$\mathbf{v}_{(CHG)} = \mathbf{v}_{(AC)} \mathbf{v}$	$V (USB), I(TERM) \leq$	$10^{-1}$ A, $0^{-1}$ C < $1_{A}$ < $0^{-1}$ C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IL</sub>	Low level input voltage			0		0.8	V
V <sub>IH</sub>	High level input voltage			2		V <sub>CC</sub> <sup>(5)</sup>	V
I <sub>I</sub>	Input leakage current					1	μA
r <sub>DS(on)</sub>	Internal NMOS		V <sub>OL</sub> = 0.3 V		150		Ω
LOGIC SIGNA	ALS PG, LED2						
V <sub>OL</sub>	Low level output voltage		I <sub>OL</sub> = 20 mA			0.5	V
V <sub>OH</sub>	High level output voltage					6	V
VIBRATOR DI	RIVER VIB						
V <sub>OL</sub>	Low level output voltage		I <sub>OL</sub> = 100 mA		0.3	0.5	V
V <sub>OH</sub>	High level output voltage					6	V
THERMAL SH	IUTDOWN						
T <sub>(SD)</sub>	Thermal shutdown		Increasing junction temperature		160		°C
UNDERVOLT	AGE LOCK OUT						
		V <sub>(UVLO)</sub> 2.5 V		-3%		3%	
V <sub>(UVLO)</sub>	Undervoltage lockout threshold	V <sub>(UVLO)</sub> 2.75 V	Filter resistor = 10R in series	-3%		3%	
		V <sub>(UVLO)</sub> 3.0 V	with $V_{CC}$ , $V_{CC}$ decreasing	-3%		3%	
	Default value	V <sub>(UVLO)</sub> 3.25 V		-3%		3%	
V <sub>(UVLO_HYST)</sub>	UVLO comparator hyster	esis	V <sub>CC</sub> rising	150		200	mV
POWER GOO	D						
			VMAIN, VCORE, VLDO1, VLDO2 decreasing	-12%	-10%	-8%	
			VMAIN, VCORE, VLDO1, VLDO2 increasing	-7%	-5%	-3%	

(5) If the input voltage is higher than  $V_{CC}$  an additional current, limited by an internal 10-k $\Omega$  resistor, flows.

# 6.7 Serial Interface Timing Requirements

		MIN	MAX	UNIT
f <sub>MAX</sub>	Clock frequency		400	kHz
t <sub>wH(HIGH)</sub>	Clock high time	600		ns
t <sub>wL(LOW)</sub>	Clock low time	1300		ns
t <sub>R</sub>	DATA and CLK rise time		300	ns
t <sub>F</sub>	DATA and CLK fall time		300	ns
t <sub>h(STA)</sub>	Hold time (repeated) START condition (after this period the first clock pulse is generated)	600		ns
t <sub>h(DATA)</sub>	Setup time for repeated START condition	600		ns
t <sub>h(DATA)</sub>	Data input hold time	0		ns
t <sub>su(DATA)</sub>	Data input setup time	100		ns
t <sub>su(STO)</sub>	STOP condition setup time	600		ns
t <sub>(BUF)</sub>	Bus free time	1300		ns

## 6.8 Dissipation Ratings

500	(1)
066	· · · •

AMBIENT TEMPERATURE	MAX POWER DISSIPATION FOR T <sub>j</sub> = 125°C <sup>(2)</sup>	DERATING FACTOR ABOVE T <sub>A</sub> = 55°C
25°C	3 W	30 mW/°C
55°C	2.1 W	30 mW/°C

(1) The TPS65010 is housed in a 48-pin QFN package with exposed leadframe on the underside. This 7 mm × 7 mm package exhibits a thermal impedance (junction-to-ambient) of 33 K/W when mounted on a JEDEC high-k board.

(2) Consideration needs to be given to the maximum charge current when the assembled application board exhibits a thermal impedance which differs significantly from the JEDEC high-k board.


# 6.9 Typical Characteristics

Table 1. Table of Graphs	Table	1.	Table	of	Graphs
--------------------------	-------	----	-------	----	--------

		FIGURE
Efficiency	vs Output current	Figure 1, Figure 2, Figure 3, Figure 4
Quiescent current	vs Input voltage	Figure 5
Switching frequency	vs Temperature	Figure 6
Output voltage	vs Output current	Figure 7, Figure 8
LDO1 Output voltage	vs Output current	Figure 9
LDO2 Output voltage	vs Output current	Figure 10
Line transient response (main)		Figure 11
Line transient response (core)		Figure 12
Line transient response (LDO1)		Figure 13
Line transient response (LDO2)		Figure 14
Load transient response (main)		Figure 15
Load transient response (core)		Figure 16
Load transient response (LDO1)		Figure 17
Load transient response (LDO2)		Figure 18
Output Voltage Ripple (PFM)		Figure 19
Output Voltage Ripple (PWM)		Figure 20
Startup timing		Figure 21
Dropout voltage	vs Output current	Figure 22, Figure 23
PSRR (LDO1 and LDO2)	vs Frequency	Figure 24



SLVS149C-JUNE 2003-REVISED SEPTEMBER 2015




TEXAS INSTRUMENTS

www.ti.com

**TPS65010** 


SLVS149C-JUNE 2003-REVISED SEPTEMBER 2015



Copyright © 2003–2015, Texas Instruments Incorporated




SLVS149C-JUNE 2003-REVISED SEPTEMBER 2015



Texas NSTRUMENTS

**TPS65010** 

SLVS149C-JUNE 2003-REVISED SEPTEMBER 2015





# 7 Detailed Description

## 7.1 Overview

The TPS65010 charger automatically selects the USB-Port or the ac-adapter as the power source for the system. In the USB configuration, the host can increase the charge current from the default value of maximum 100 mA to 500 mA through the interface. In the ac-adapter configuration an external resistor sets the maximum value of charge current.


The battery is charged in three phases: conditioning, constant current, and constant voltage. Charge is normally terminated based on minimum current. An internal charge timer provides a safety backup for charge termination. The TPS65010 automatically restarts the charge if the battery voltage falls below an internal threshold. The charger automatically enters sleep mode when both supplies are removed.

The serial interface can be used for dynamic voltage scaling, for collecting information on and controlling the battery charger status, for optionally controlling 2 LED driver outputs, a vibrator driver, masking interrupts, or for disabling/enabling and setting the LDO output voltages. The interface is compatible with the fast/standard mode specification allowing transfers at up to 400 kHz.

Battery Charger, Step-Down Converters, LDOs, UVLO protection, Rail Sequencing, Vibrator Driver, and various logic level controls. The LOW\_PWR pin allows the core converter to lower its output voltage when the application processor goes into deep sleep.



## 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Battery Charger

The TPS65010 supports a precision Li-Ion or Li-Polymer charging system suitable for single-cells with either coke or graphite anodes. Charging the battery is possible even without the application processor being powered up. The TPS65010 starts charging when an input voltage on either ac or USB input is present, which is greater than the charger UVLO threshold. See Figure 25 for a typical charge profile.




Figure 25. Typical Charging Profile

## 7.3.1.1 Autonomous Power Source Selection

Per default the TPS65010 attempts to charge from the AC input. If AC input is not present, the USB is selected. If both inputs are available, the AC input has priority. The charge current is initially limited to 100 mA when charging from the USB input. This can be increased to 500 mA through the serial interface. The charger can be completely disabled through the interface, and it is also possible just to disable charging from the USB port. The start of the charging process from the USB port is delayed in order to allow the application processor time to disable USB charging, for instance if a USB OTG port is recognized. The recommended input voltage for charging from the AC input is 4.5 V < VAC < 5.5 V. However, the TPS65010 is capable of withstanding (but not charging from) up to 20 V. Charging is disabled if VAC is greater than typically 6.6 V.

#### 7.3.1.2 Temperature Qualification

The TPS65010 continuously monitors battery temperature by measuring the voltage between the TS and AGND pins. An internal current source provides the bias for most common 10K negative-temperature coefficient thermistors (NTC) (see Figure 26). The IC compares the voltage on the TS pin against the internal  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds to determine if charging is allowed. Once a temperature outside the  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds is detected the IC immediately suspends the charge. The IC suspends charge by turning off the power FET and holding the timer value (i.e., timers are *not* reset). Charge is resumed when the temperature returns to the normal range.

The allowed temperature range for 103-A T-type thermistor is 0°C to 45°C. However the user may modify these thresholds by adding two external resistors. See Figure 27.



## Feature Description (continued)




Figure 26. TS Pin Configuration




Figure 27. TS Pin Threshold

## 7.3.1.3 Battery Preconditioning

On power up, if the battery voltage is below the  $V_{(LOWV)}$  threshold, the TPS65010 applies a precharge current,  $I_{(PRECHG)}$ , to the battery. This feature revives deeply discharged cells. The charge current during this phase is one tenth of the value in current regulation phase which is set with  $I_{O(out)} = KSET \times V_{(SET)}/R_{(SET)}$ . The load current in preconditioning phase must be lower than  $I_{(PRECHG)}$  and must allow the battery voltage to rise above  $V_{(LOWV)}$  within  $t_{(Prechg)}$ . VBAT\_A is the sense pin to the voltage comparator for the battery voltage. This allows a power on sense measurement if the VBAT\_A and VBAT\_B pins are connected together at the battery.

The TPS65010 activates a safety timer,  $t_{(PRECHG)}$ , during the conditioning phase. If  $V_{(LOWV)}$  threshold is not reached within the timer period, the TPS65010 turns off the charger and indicates the fault condition in the CHGSTATUS register. In the case of a fault condition, the TPS65010 reduces the current to  $I_{(DETECT)}$ .  $I_{(DETECT)}$  is used to detect a battery replacement condition. Fault condition is cleared by POR or battery replacement or through the serial interface.

## 7.3.1.4 Battery Charge Current

TPS65010 offers on-chip current regulation. When charging from an AC adapter, a resistor connected between the ISET1 and AGND pins determines the charge rate. A maximum of 1-A charger current from the AC adapter is allowed. When charging from a USB port either a 100-mA or 500-mA charge rate can be selected through the serial interface, default is 100 mA max. Two bits are available in the CHGCONFIG register in the serial interface to reduce the charge current in 25% steps. These only influence charging from the AC input and may be of use if charging is often suspended due to excessive junction temperature in the TPS65010 (e.g., at high AC input voltages) and low battery voltages.



#### Feature Description (continued)

#### 7.3.1.5 Battery Voltage Regulation

The voltage regulation feedback is through the VBAT pin. This pin is tied directly to the positive side of the

battery pack. The TPS65010 monitors the battery-pack voltage between the VBAT and AGND pins. The TPS65010 is offered in a fixed-voltage version of 4.2 V.

As a safety backup, the TPS65010 also monitors the charge time in the fast-charge mode. If taper current is not detected within this time period,  $t_{(CHG)}$ , the TPS65010 turns off the charger and indicates FAULT in the CHGSTATUS register. In the case of a FAULT condition, the TPS65010 reduces the current to  $I_{(DETECT)}$ .  $I_{(DETECT)}$ is used to detect a battery replacement condition. Fault condition is cleared by POR through the serial interface. Note that the safety timer is reset if the TPS65010 is forced out of the voltage regulation mode. The fast-charge timer is disabled by default to allow charging during normal operation of the end equipment. It is enabled through the CHGCONFIG register.

#### 7.3.1.6 Charge Termination and Recharge

The TPS65010 monitors the charging current during the voltage regulation phase. Once the taper threshold,  $I_{(TAPER)}$ , is detected the TPS65010 initiates the taper timer,  $t_{(TAPER)}$ . Charge is terminated after the timer expires. The TPS65010 resets the taper timer in the event that the charge current returns above the taper threshold, I(TAPER). After a charge termination, the TPS65010 restarts the charge once the voltage on the VBAT pin falls below the V<sub>(RCH)</sub> threshold. This feature keeps the battery at full capacity at all times. The fast charge timer and the taper timer must be enabled by programming CHGCONFIG(5)=1. A thermal suspend will suspend the fast charge and taper timers.

In addition to the taper current detection, the TPS65010 terminates charge in the event that the charge current falls below the I(TERM) threshold. This feature allows for quick recognition of a battery removal condition. When a full battery is replaced with an empty battery, the TPS65010 detects that the VBAT voltage is below the recharge threshold and starts charging the new battery. The taper and termination bits are cleared in the CHGSTATUS register and if the INT pin is still active due to these two interrupt sources, then it is de-asserted. Depending on the transient seen at the VCC pin, all registers may be set to their default values and require reprogramming with any nondefault values required, such as enabling the fast charge timer and taper termination; this must only happen if VCC drops below approximately 2 V.

## 7.3.1.7 Sleep Mode

The TPS65010 charger enters the low-power sleep mode if both input sources are removed from the circuit. This feature prevents draining the battery during the absence of input power.

## 7.3.1.8 PG Output

The open-drain power good ( $\overline{PG}$ ) output indicates when a valid power supply is present for the charger. This can be either from the AC adapter input or from the USB. The output turns ON when a valid voltage is detected. A valid voltage is detected whenever the voltage on either pin AC or pin USB rises above the voltage on VBAT plus 100 mV. This output is turned off in the sleep mode. The PG pin can be used to drive an LED or communicate to the host processor. A voltage greater than the V<sub>(CHGOVLO)</sub> threshold (typ 6.6 V) at the AC input is not valid and does not activate the PG output. The PG output is held in high impedance state if the charger is in reset by programming CHGCONFIG(6)=1.

The PG output can also be programmed through the LED1 ON and LED1 PER registers in the serial interface. It can then be programmed to be permanently on, off, or to blink with defined ON-times and period-times. PG is controlled per default through the charger.

#### 7.3.1.9 Thermal Considerations for Setting Charge Current

The TPS65010 is housed in a 48-pin QFN package with exposed leadframe on the underside. This 7 mm x 7 mm package exhibits a thermal impedance (junction-to-ambient) of 33 K/W when mounted on a JEDEC high-k board with zero air flow.

**TPS65010** 

SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

#### Feature Description (continued)

AMBIENT TEMPERATURE	MAX POWER DISSIPATION FOR T <sub>j</sub> = 125°C	DERATING FACTOR ABOVE T <sub>A</sub> = 55°C
25°C	3 W	30 mW/°C
55°C	2.1 W	

Consideration needs to be given to the maximum charge current when the assembled application board exhibits a thermal impedance, which differs significantly from the JEDEC high-k board. The charger has a thermal shutdown feature, which suspends charging if the TPS65010 junction temperature rises above a threshold of 145°C. This threshold is set 15°C below the threshold used to power down the TPS65010 completely.

#### 7.3.2 Step-Down Converters, VMAIN and VCORE

The TPS65010 incorporates two synchronous step-down converters operating typically at 1.25 MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converters automatically enter power save mode and operate with pulse frequency modulation (PFM). The main converter is capable of delivering 1-A output current and the core converter is capable of delivering 400 mA.

The converter output voltages are programmed through the VDCDC1 and VDCDC2 registers in the serial interface. The main converter defaults to 3.0-V or 3.3-V output voltage depending on the DEFMAIN configuration pin, if DEFMAIN is tied to ground the default is 3.0 V, if it is tied to  $V_{CC}$  the default is 3.3 V. The core converter defaults to either 1.5 V or 1.6 V depending on whether the DEFCORE configuration pin is tied to GND or to  $V_{CC}$  respectively. Both the main and core output voltages can subsequently be reprogrammed after start-up through the serial interface. In addition, the LOW\_PWR pin can be used either to lower the core voltage to a value defined in the VDCDC2 register when the application processor is in deep sleep mode or to disable the core converter. An active signal at LOW PWR is ignored if the ENABLE LP bit is not set in the VDCDC1 register.

The step-down converter outputs (when enabled) are monitored by power good comparators, the outputs of which are available through the serial interface. The outputs of the DC-DC converters can be optionally discharged when the DC-DC converters are disabled.

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch in case the current limit of the P-channel switch is exceeded. After the dead time preventing current shoot through, the N-channel MOSFET rectifier is turned on and the inductor current ramps down. The next cycle is initiated by the clock signal again turning off the N-channel rectifier and turning on the P-channel switch.

The error amplifier, together with the input voltage, determines the rise time of the saw tooth generator, and therefore, any change in input voltage or output voltage directly controls the duty cycle of the converter giving a very good line and load transient regulation.

The two DC-DC converters operate synchronized to each other, with the MAIN converter as the master. A 270° phase shift between the MAIN switch turn on and the CORE switch turn on decreases the input RMS current and smaller input capacitors can be used. This is optimized for a typical application where the MAIN converter regulates a Li-Ion battery voltage of 3.7 V to 3.3 V and the CORE from 3.7 V to 1.5 V

## 7.3.2.1 Power Save Mode Operation

As the load current decreases, the converter enters the power save mode operation. During power save mode the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency.

In order to optimize the converter efficiency at light load the average current is monitored and if in PWM mode the inductor current remains below a certain threshold, then power save mode is entered. The typical threshold can be calculated as follows:

$$I_{(skipmain)} = \frac{V_{I(MAIN)}}{17 \Omega} \qquad I_{(skipcore)} = \frac{V_{I(CORE)}}{42 \Omega}$$

(1)



During the power save mode the output voltage is monitored with the comparator by the thresholds comp low and comp high. As the output voltage falls below the comp low threshold, set to typically 0.8% above the nominal  $V_{out}$ , the P-channel switch turns on. The converter then runs at 50% of the nominal switching frequency. If the load is below the delivered current then the output voltage rises until the comp high threshold is reached, typically 1.6% above the nominal  $V_{out}$ , whereupon all switching activity ceases, hence reducing the quiescent current to a minimum until the output voltage has dropped below comp low again. If the load current is greater than the delivered current, then the output voltage falls until it crosses the nominal output voltage threshold (comp low 2 threshold), whereupon power save mode is exited and the converter returns to PWM mode.

These control methods reduce the quiescent current to typically to 12- $\mu$ A per converter and the switching frequency to a minimum achieving the highest converter efficiency. Setting the comparator thresholds to typically 0.8% and 1.6% above the nominal output voltage at light load current results in a dynamic voltage positioning achieving lower absolute voltage drops during heavy load transient changes. This allows the converters to operate with a small output capacitor of just 10  $\mu$ F for the core and 22  $\mu$ F for the main output and still have a low absolute voltage drop during heavy load transient changes. Refer to Figure 28 for detailed operation of the power save mode. The power save mode can be disabled through the I<sup>2</sup>C interface to force the converters to stay in fixed frequency PWM mode.




Figure 28. Power Save Mode Thresholds and Dynamic Voltage Positioning

## 7.3.2.2 Forced PWM

The core and main converters are forced into PWM mode by setting bit 7 in the VDCDC1 register. This feature is used to minimize ripple on the output voltages.

#### 7.3.2.3 Dynamic Voltage Positioning

As described in the power save mode operation sections and as detailed in Figure 13, the output voltage is typically 1.2% above the nominal output voltage at light load currents as the device is in power save mode. This gives additional headroom for the voltage drop during a load transient from light load to full load. During a load transient from full load to light load the voltage overshoot is also minimized due to active regulation turning on the N-channel rectifier switch.

## 7.3.2.4 Soft Start

Both converters have an internal soft start circuit that limits the inrush current during start-up. The soft start is implemented as a digital circuit increasing the switch current in 4 steps up to the typical maximum switch current limit of 700 mA (core) and 1.75 A (main). Therefore, the start-up time mainly depends on the output capacitor and load current.

## 7.3.2.5 100% Duty Cycle Low Dropout Operation

The TPS65010 converters offer a low input to output voltage difference while maintaining operation with the use of the 100% duty cycle mode. In this mode, the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. i.e., The minimum input voltage to maintain regulation depends on the load current and output voltage and is calculated as:

$$V_{I(min)} = V_{O(max)} + I_{O(max)} \times (r_{DS(on)max} + R_L)$$

Copyright © 2003–2015, Texas Instruments Incorporated

where

- I<sub>O(max)</sub> = maximum output current plus inductor ripple current
- r<sub>DS(on)max</sub>= maximum P-channel switch r<sub>DSon</sub>.
- R<sub>L</sub> = DC resistance of the inductor
- V<sub>O(max)</sub>= nominal output voltage plus maximum output voltage tolerance

#### 7.3.2.6 Active Discharge When Disabled

When the CORE and MAIN converters are disabled, due to an UVLO, BATT\_COVER or OVERTEMP condition, it is possible to actively pull down the outputs. This feature is disabled per default and is individually enabled through the VDCDC1 and VDCDC2 registers in the serial interface. When this feature is enabled, the core and main outputs are discharged by a  $400-\Omega$  (typical) load.

#### 7.3.2.7 Power Good Monitoring

Both the MAIN and CORE converters have power good comparators. Each comparator indicates when the relevant output voltage has dropped 10% below its target value, with 5% hysteresis. The outputs of these comparators are available in the REGSTATUS register through the serial interface. A maskable interrupt is generated when any voltage rail drops below the 10% threshold. The comparators are disabled when the converters are disabled.

#### 7.3.2.8 Overtemperature Shutdown

The MAIN and CORE converters are automatically shut down if the temperature exceeds the trip point (see the electrical characteristics). This detection is only active if the converters are in PWM mode, either by setting FPWM = 1, or if the output current is high enough that the device runs in PWM mode automatically.

#### 7.3.3 Low-Dropout Voltage Regulators

The low-dropout voltage regulators are designed to operate with low value ceramic input and output capacitors. They operate with input voltages down to 1.8 V. The LDOs offer a maximum dropout voltage of 300 mV at rated output current. Each LDO sports a current limit feature. Both LDOs are enabled per default, both LDOs can be disabled or programmed through the serial interface using the VREGS1 register. The LDO outputs (when enabled) are monitored by power good comparators, the outputs of which are available through the serial interface. The LDOs also have reverse conduction prevention when disabled. This allows the possibility to connect external regulators in parallel in systems with a backup battery.

#### 7.3.3.1 Power Good Monitoring

Both the LDO1 and LDO2 linear regulators have power good comparators. Each comparator indicates when the relevant output voltage has dropped 10% below it's target value, with 5% hysteresis. The outputs of these comparators are available in the REGSTATUS register through the serial interface. An interrupt is generated when any voltage rail drops below the 10% threshold. The LDO2 comparator is disabled when LDO2 is disabled. The LDO1 power good comparator is always active since it generates the system reset signal, RESPWRON, see the System Reset and Control Signal Section below. This also allows the possibility to monitor VLDO1, even if it is provided by an external regulator.

#### 7.3.3.2 Enable and Sequencing

Enabling and sequencing of the DC-DC converters and LDOs is described in the power-up sequencing section. The OMAP1510 processor from Texas Instruments requires that the core power supply is enabled before the I/O power supply, which means that the CORE converter should power up before the MAIN converter. This is achieved by connecting PS\_SEQ to GND.

#### 7.3.4 Undervoltage Lockout

The undervoltage lockout circuit for the four regulators on TPS65010 prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. Basically it prevents the converter from turning on the power switch or rectifier FET under undefined conditions. The undervoltage threshold voltage is set by default to 3.25 V. After power-up, the threshold voltage can be reprogrammed through the serial interface. The undervoltage lockout comparator compares the voltage on the VCC pin with the UVLO threshold. When the VCC

Texas

(2)



voltage drops below this threshold, the TPS65010 sets the  $\overline{PWRFAIL}$  pin low and after a time  $t_{(UVLO)}$  disables the voltage regulators in the sequence defined by PS\_SEQ. The same procedure is followed when the TPS65010 detects that its junction temperature has exceeded the overtemperature threshold, typically 160°C, with a delay  $t_{(overtemp)}$ . The TPS65010 automatically restarts when the UVLO (or overtemperature) condition is no longer present.

The battery charger circuit has a separate UVLO circuit with a threshold of typically 2.5 V, which is compared with the voltage on AC and USB supply pins.


#### 7.3.5 Power-Up Sequencing

The TPS65010 power-up sequencing is designed to allow the maximum flexibility without generating excessive logistical or system complexity. The relevant control pins are described in Table 3:

PIN NAME	INPUT OR OUTPUT	FUNCTION
PS_SEQ	1	Input signal indicating power up and down sequence of the switching converters. PS_SEQ = 0 forces the core regulator to ramp up first and down last. PS_SEQ = 1 forces the main regulator to ramp up first and down last.
DEFCORE	I	Defines the default voltage of the VCORE switching converter. DEFCORE = 0 defaults VCORE to 1.5 V, DEFCORE = VCC defaults VCORE to 1.6 V.
DEFMAIN	I	Defines the default voltage of the VMAIN switching converter. DEFMAIN = 0 defaults VMAIN to 3.0 V, DEFMAIN = VCC defaults VMAIN to 3.3 V.
LOW_PWR	1	The LOW_PWR pin is used to lower VCORE to the preset voltage in the VDCDC2 register when the processor is in deep sleep mode. Alternatively VCORE can be disabled in low-power mode if the LP_COREOFF bit is set in the VDCDC2 register. LOW_PWR is ignored if the ENABLE LP bit is not set in the VDCDC1 register. The TPS65010 uses the rising edge of the internal signal formed by a logical AND of LOW_PWR and ENABLE LP to enter low-power mode. TPS65010 is forced out of low-power mode by de-asserting LOW_PWR, by resetting ENABLE LP to 0, by activating the PB_ONOFF pin or by activating the HOT_RESET pin. There are two ways to get the device back into low-power mode: a) toggle the LOW_PWR pin, or b) toggle the low-power bit when the LOW_PWR pin is held high.
PB_ONOFF	1	PB_ONOFF can be used to exit the low-power mode and return the core voltage to the value before low-power mode was entered. If PB_ONOFF is used to exit the low-power mode, then the low-power mode can be reentered by toggling the LOW_PWR pin or by toggling the low power bit when the LOW_PWR pin is held high. A 1-M $\Omega$ pulldown resistor is integrated in TPS65010. PB_ONOFF is internally de-bounced by the TPS65010. A maskable interrupt is generated when PB_ONOFF is activated.
HOT_RESET	1	The HOT_RESET pin has a very similar functionality to the PB_ONOFF pin. In addition it generates a reset (MPU_RESET) for the MPU when the VCORE voltage is in regulation. HOT_RESET does not alter any TPS65010 settings unless low-powermode was active in which case it is exited. A 1-M $\Omega$ pullup resistor to V <sub>CC</sub> is integrated in TPS65010. HOT_RESET is internally de-bounced by the TPS65010.
BATT_COVER	1	The BATT_COVER pin is used as an early warning that the main battery is about to be removed. BATT_COVER = $V_{CC}$ indicates that the cover is in place, BATT_COVER = 0 indicates that the cover is not in place. TPS65010 generates a maskable interrupt when the BATT_COVER pin goes low. PWRFAIL is also held low when BATT_COVER goes low. This feature may be disabled, by tying BATT_COVER permanently to VCC. The TPS65010 shuts down the main and the core converters, and sets the LDOs into low-powermode. A 2-M $\Omega$ pulldown resistor is integrated in the TPS65010 at the BATT_COVER pin. BATT_COVER is internally de-bounced by the TPS65010.
RESPWRON	0	$\begin{array}{l} \hline \textbf{RESPWRON} \text{ is held low while the switching converters (and any LDO's defined as default on)} \\ are starting up. It is determined by the state of LDO1's output voltage; when this is good then \\ \hline \textbf{RESPWRON} \text{ is high, when VLDO1 is low then } \hline \textbf{RESPWRON} \text{ is low. } \hline \textbf{RESPWRON} \text{ is held low for} \\ \hline \textbf{t}_{n(\text{RESPWRON})} \text{ sec after VLDO1 has settled.} \end{array}$
MPU_RESET	0	$\label{eq:mpu_reserve} \begin{array}{l} \hline \begin{tabular}{lllllllllllllllllllllllllllllllllll$
PWRFAIL	0	$\label{eq:pwrfall} \hline PWRFAIL indicates when V_{CC} < V_{(UVLO)}, when the TPS65010 is about to shut down due to an internal overtemperature condition or when BATT_COVER is low. PWRFAIL is also held low as long as RESPWRON is held low.$

#### **Table 3. Control Pins**

Figure 29 shows the state diagram for the TPS65010 power sequencing. The charger function is not shown in the state diagram since this function is independent of these states.







#### 7.3.6 System Reset and Control Signals

The RESPWRON signal is used as a global reset for the application. It is an open-drain output. The RESPWRON signal is generated according to the Power Good comparator linked to VLDO1 and remains low for  $t_{n(RESPWRON)}$  sec after VLDO1 has stabilized. When RESPWRON is low, PWRFAIL, MPU\_RESET and INT are also held low.

If the output voltage of LDO1 is less than 90% of its nominal value, as RESPWRON is generated, and if the output voltage of LDO1 is programmed to a higher value, which causes the output voltage to fall out of the 90% window, then a RESPWRON signal is generated.

The  $\overline{PWRFAIL}$  signal indicates when VCC < UVLO or when the TPS65010 junction temperature has exceeded a reliable value or if BATT\_COVER is taken low. This open-drain output can be connected at a fast interrupt pin for <u>immediate</u> attention by the application processor. All supplies are disabled  $t(_{uvlo})$ ,  $t_{(overtemp)}$  or  $t_{(batt_cover)}$  sec after PWRFAIL has gone low, giving time for the application processor to shutdown cleanly.

BATT\_COVER is used to detect whether the battery cover is in place or not. If the battery cover is removed, the TPS65010 generates a warning to the processor that the battery is likely to be removed and that it may be prudent to shut down the system. If not required, this feature may be disabled by connecting the BATT\_COVER pin to the VCC pin. BATT\_COVER is de-bounced internally. Typical de-bounce time is 56 ms. BATT\_COVER has an internal 2-MΩ pull down.

The <u>HOT\_RESET</u> input is used to generate an <u>MPU\_RESET</u> signal for the application processor. TheHOT\_RESET pin could be connected to a user-activated button in the application. It can also be used to exit <u>low-powermode</u>, in this case the <u>TPS65010</u> waits until the VCORE voltage has stabilized before generating the MPU\_RESET pulse. The MPU\_RESET pulse is active low for  $t_{(mpu_nreset)}$  sec. HOT\_RESET has an internal 1-M $\Omega$  pull up to V<sub>CC</sub>.

The PB\_ONOFF input can be used to exit LOW-POWER MODE. It is typically driven by a user-activated pushbutton in the application. Both HOT\_RESET and PB\_ONOFF are de-bounced internally by the TPS65010. Typical de-bounce time is 56 ms. PB\_ONOFF has an internal 1-M $\Omega$  pull down.

PB\_ONOFF, BATT\_COVER and UVLO events also cause a normal, maskable interrupt to be generated and are noted in the REGSTATUS register.

#### 7.3.7 Vibrator Driver

The VIB open-drain output is provided to drive a vibrator motor, controlled through the serial interface register VDCDC2. It has a maximum dropout of 0.5 V at 100-mA load. Typically an external resistor is required to limit the motor current, and a freewheel diode to limit the VIB overshoot voltage at turnoff.



## 7.4 Device Functional Modes

#### 7.4.1 TPS65010 Power States Description

#### 7.4.1.1 State 1: No Power

There are no batteries connected to the TPS65010. When main power is applied, the bandgap reference, LDOs, and UVLO comparator start up. The RESPWRON, PWRFAIL, INT and MPU\_RESET signals are held low. When BATT\_COVER goes high (de-bounced internally by the TPS65010), indicating that the battery cover has been put in place and if VCC > UVLO, the power supplies are ramped in the sequence defined by PS\_SEQ. RESPWRON, PWRFAIL, INT and MPU\_RESET are released when the RESPWRON timer has timed out after  $t_{n(RESPWRON)}$  sec. If VCC remains valid and no OVERTEMP condition occurs then the TPS65010 arrives in State 2: ON. If VCC < UVLO the TPS65010 keeps the bandgap reference and UVLO comparator active such that when VCC>UVLO (during battery charge) the supplies are automatically activated.

#### 7.4.1.2 State 2: ON

In this state, TPS65010 is fired up and ready to go. The switching converters can have their output voltages programmed, the LDOs can be disabled or programmed. TPS65010 can exit this state either due to an overtemperature condition, by an undervoltage condition at VCC, by BATT\_COVER going low, or by the processor programming low-powermode. State 2 is left temporarily if the user activates the HOT\_RESET pin.

#### 7.4.1.3 State 3: Low-Power Mode

This state is entered through the processor setting the ENABLE\_LP bit in the serial interface and then raising the LOW\_PWR pin. The TPS65010 actually uses the rising edge of the internal signal formed by a logical AND of the LOW\_PWR and ENABLE LP signals to enter low-powermode. The VMAIN switching converter remains active, but the VCORE converter may be disabled in low-powermode through the serial interface by setting the LP\_COREOFF bit in the VDCDC2 register. If left enabled, the VCORE voltage is set to the value predefined by the CORELP0/1 bits in the VDCDC2 register. The LDO1OFF/nSLP and LDO2OFF/nSLP bits in the VREGS1 register determine whether the LDOs are turned off or put in a reduced power mode (transient speed-up circuitry disabled in order to minimize quiescent current) in low-powermode. All TPS65010 features remain addressable through the serial interface. TPS65010 can exit this state either due to an undervoltage condition at VCC, due to BATT\_COVER going low, due to an OVERTEMP condition, by the processor deasserting the LOW\_POWER pin or by the user activating the HOT\_RESET pin or the PB\_ONOFF pin.

#### 7.4.1.4 State 4: Shutdown

This state is entered automatically when either the  $V_{CC}$  voltage is below UVLO the threshold, or if the TPS65010 junction temperature is too high, or if the BATT\_COVER pins goes low. The shutdown state is left when the error condition no longer applies.

Table 4 indicates the typical quiescent current consumption in each power state.

STATE	TOTAL QUIESCENT CURRENT	QUIESCENT CURRENT BREAKDOWN
1	0	
2	30 µA-70 µA	VMAIN (12 µA) + VCORE (12 µA) + LDOs (20 µA each, max 2) + UVLO + reference + PowerGood
3	30 µA-55 µA	VMAIN (12 µA) + VCORE (12 µA) + LDOs (10 µA each, max 2) + UVLO + reference + PowerGood
4	13 µA	UVLO + reference circuitry

#### Table 4. TPS65010 Typical Current Consumption







Figure 30. State 1 to State 2 Transition (PS\_SEQ=0,  $V_{CC} > V_{UVLO} + HYST$ )

Valid for LDO1 supplied from VMAIN as described in *Application Information*.

If 2.4 ms after application,  $V_{CC}$  is still below the default UVLO threshold (3.425 V for  $V_{CC}$  rising), then start up is as shown in Figure 31.

**ISTRUMENTS** 

ÈXAS






Valid for LDO1 supplied from VMAIN as described in Application Information.



TPS65010 SLVS149C – JUNE 2003–REVISED SEPTEMBER 2015





Valid for LDO1 supplied from VMAIN as described in Application Information.

NSTRUMENTS

Texas




Figure 33. State 2 to State 3 Transition. VCORE Lowered, LDO2 Disabled. Subsequent State 3 to State 2 Transition When LOW-POWER Is Deasserted.






Figure 34. State 3 to State 2 Transition. PB\_ONFF Activated (See Interrupt Management for INT Behavior)






Figure 35. State 3 to State 2 Transition (HOT\_RESET Activated, See Interrupt Management for INT Behavior)

# 7.5 Programming

## 7.5.1 LED2 Output

The LED2 output can be programmed in the same way as the  $\overrightarrow{PG}$  output to blink or to be permanently on or off. The LED2\_ON and LED2\_PER registers are used to control the blink rate. For both  $\overrightarrow{PG}$  and  $\overrightarrow{LED2}$ , the minimum blink ON-time is 10 ms and this can be increased in 127 10 ms-steps to 1280 ms. For both  $\overrightarrow{PG}$  and  $\overrightarrow{LED2}$ , the minimum blink period is 100 ms and this can be increased in 127 100-ms steps to 12800 ms.

## 7.5.2 Interrupt Management

The open-drain INT pin is used to combine and report all possible conditions through a single pin. Battery and chip temperature faults, precharge timeout, charge timeout, taper timeout and termination current are each capable of setting INT low, i.e. active. INT can also be activated if any of the regulators are below the regulation threshold. Interrupts can also be generated by any of the GPIO pins programmed to be inputs. These inputs can be programmed to generate an interrupt either at the rising or falling edge of the input signal. It is possible to mask an interrupt from any of these conditions individually by setting the appropriate bits in the MASK1, MASK2 or MASK3 registers. By default, all interrupts are masked. Interrupts are stored in the CHGSTATUS, REGSTATUS and DEFGPIO registers in the serial interface. CHGSTATUS and REGSTATUS interrupts are acknowledged by reading these registers. If a 1 is present in any location then the TPS65010 automatically sets the corresponding bit in the ACKINT1 or ACKINT2 registers and releases the INT pin. The ACKINT register contents are self-clearing when the condition, which caused the interrupt, is removed. The applications processor should not normally need to access the ACKINT1 or ACKINT2 registers.



#### **Programming (continued)**

Interrupt events are always captured; thus when an interrupt source is unmasked, INT may immediately go active due to a previous interrupt condition. This can be prevented by first reading the relevant STATUS register before unmasking the interrupt source.

If an interrupt condition occurs then the INT pin is set low. The CHGSTATUS, REGSTATUS and DEFGPIO registers should be read. Bit positions containing a 1 (or possibly a 0 in DEFGPIO) are noted by the CPU and the corresponding situation resolved. The reading of the CHGSTATUS and REGSTATUS registers automatically acknowledges any interrupt condition in those registers and blocks the path to the INT pin from the relevant bit(s). No interrupt should be missed during the read process since this process starts by latching the contents of the register before shifting them out at SDAT. Once the contents have been latched (takes a couple of nanoseconds), the register is free to capture new interrupt conditions. Hence the probability of missing anything is, for practical purposes, zero.

The following describes how registers 0x01 (CHGSTATUS) and 0x02 (REGSTATUS) are handled:

- CHGSTATUS(5,0) are positive edge set. Read of set CHGSTATUS(5,0) bits sets ACKINT1(5,0) bits.
- CHGSTATUS(7-6,4-1) are level set. Read of set CHGSTATUS(7-6,4-1) bits sets ACKINT1(7-6,4-1) bits.
- CHGSTATUS(5,0) clear when input signal low and ACKINT1(5,0) bits are already set.
- CHGSTATUS(7-6,4-1) clear when input signal is low.
- ACKINT1(7-0) clear when CHGSTATUS(7-0) is clear.
- REGSTATUS(7-5) are positive edge set. Read of set REGSTATUS(7-5) bits sets ACKINT2(7-5) bits.
- REGSTATUS(3-0) are level set. Read of set REGSTATUS(3-0) bits sets ACKINT2(3-0) bits.
- REGSTATUS(7-5) clear when input signal low and ACKINT1(7-5) bit are already set.
- REGSTATUS(3-0) clear when input signal is low.
- ACKINT2(7-0) clear when REGSTATUS(7-0) is clear.

The following describes the function of the 0x05 (ACKINT1) and 0x06 (ACKINT2) registers. These are not usually written to by the CPU since the TPS65010 internally sets/clears these registers:

- ACKINT1(7:0) Bit is set when the corresponding CHGSTATUS set bit is read through I<sup>2</sup>C.
- ACKINT1(7:0) Bit is cleared when the corresponding CHGSTATUS set bit clears.
- ACKINT2(7:0) Bit is set when the corresponding REGSTATUS set bit is read through I<sup>2</sup>C.
- ACKINT2(7:0) Bit is cleared when the corresponding REGSTATUS set bit clears.
- ACKINT1(7:0) a bit set masks the corresponding CHGSTATUS bit from INT.
- ACKINT2(7:0) a bit set masks the corresponding REGSTATUS bit from INT.

The following describes the function of the 0x03 (MASK1), 0x04 (MASK2) and 0x0F (MASK3) registers:

- MASK1(7:0) a bit set in this register masks CHGSTATUS from INT.
- MASK2(7:0) a bit set in this register masks REGSTATUS from INT.
- MASK3(7:4) a bit set in this register detects a rising edge on GPIO.
- MASK3(7:4) a bit cleared in this register detects a falling edge on GPIO.
- MASK3(3:0) a bit set in this register clears GPIO Detect signal from INT.

GPIO interrupts are located by reading the 0x10 (DEFGPIO) register. The application CPU stores, or can read from DEFGPIO<7:4>, which GPIO is set to input or output. This information together with the information on which edge the interrupt was generated (the CPU either knows this or can read it from MASK3<7:4>) determines whether the CPU is looking for a 0 or a 1 in DEFGPIO<3:0>. A GPIO interrupt is blocked from the INT pin by setting the relevant MASK3<3:0> bit; this must be done by the CPU, there is no auto-acknowledge for the GPIO interrupts.

**TPS65010** SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015



<u>www.ti.</u>com

#### **Programming (continued)**

#### 7.5.3 Serial Interface

The serial interface is compatible with the standard and fast mode  $I^2C$  specifications, allowing transfers at up to 400 kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements and charger status to be monitored. Register contents remain intact as long as V<sub>CC</sub> remains above 2 V. The TPS65010 has a 7-bit address with the LSB set by the IFLSB pin, this allows the connection of two devices with the same address to the same bus. The 6 MSBs are 100100. Attempting to read data from register addresses not listed in this section results in FFh being read out.

For normal data transfer, DATA is allowed to change only when CLK is low. Changes when CLK is high are reserved for indicating the start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high. There is one clock pulse per bit of data. Each data transfer is initiated with a start condition and terminated with a stop condition. When addressed, the TPS65010 device generates an acknowledge bit after the reception of each byte. The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge bit. The TPS65010 device must pull down the DATA line during the acknowledge clock pulse so that the DATA line is a stable low during the high period of the acknowledge clock pulse. The DATA line is a stable low during the high period of the acknowledge-related clock pulse. Setup and hold times must be taken into account. During read operations, a master must signal the end of data to the slave by not generating an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave TPS65010 device must leave the data line high to enable the master to generate the stop condition.






Figure 36. Bit Transfer on the Serial Interface












Figure 41. Serial Interface Timing Diagram

**NSTRUMENTS** 

**FEXAS** 

# 7.6 Register Maps

# 7.6.1 CHGSTATUS Register (Address: 01h-Reset: 00h)

					3			
CHGSTATUS	B7	B6	B5	B4	B3	B2	B1	B0
Name	USB charge	AC charge	Thermal Suspend	Term Current	Taper Timeout	Chg Timeout	Prechg Timeout	BattTemp error
Default	0	0	0	0	0	0	0	0
Read/write	R	R	R	R	R/W	R/W	R/W	R

#### Table 5. CHGSTATUS Register

The CHGSTATUS register contents indicate the status of charge.

Bit 7 - USB charge:

- 0 = inactive.
- 1 = USB source is present and in the range valid for charging. B7 remains active as long as the charge source is present.

Bit 6 - AC charge:

- 0 = wall plug source is not present and/or not in the range valid for charging.
- 1 = wall plug source is present and in the range valid for charging. B6 remains active as long as the charge source is present.

Bit 5 - Thermal suspend:

- 0 = charging is allowed
- 1 = charging is momentarily suspended due to excessive power dissipation on chip.

Bit 4 - Term current:

- 0 = charging, charge termination current threshold has not been crossed.
- 1 = charge termination current threshold has been crossed and charging has been stopped. It can be due to a battery reaching full capacity, or it can be due to a battery removal condition.

Bit 3 - 1 Prechg Timeout, Chg Timeout, Taper Timeout:

- 0 = charging
- 1 = one of the timers has timed out and charging has been terminated.

Bit 0 - BattTemp error: Battery temperature error

- 0 = battery temperature is inside the allowed range and that charging is allowed.
- 1 = battery temperature is outside of the allowed range and that charging is suspended.

B1-4 may be reset through the serial interface in order to force a reset of the charger. Any attempt to write to B0 and B5-7 is ignored. A 1 in B<7:0> sets the INT pin active unless the corresponding bit in the MASK register is set.

# 7.6.2 REGSTATUS Register (Address: 02h—Reset: 00h)

Table 6.	REGSTAT	US Reg	ister

REGSTATUS	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	PB_ONOFF	BATT_COVER	UVLO		PGOOD LDO2	PGOOD LDO1	PGOOD MAIN	PGOOD CORE
Default	0	0	0	0	0	0	0	0
Read/write	R	R	R	R	R	R	R	R

Bit 7 - PB\_ONOFF:

- 0 = inactive
- 1 = user activated the PB\_ONOFF switch to request that all rails are shut down.

#### Bit 6 - BATT\_COVER:

- 0 = BATT\_COVER pin is high.
- 38 Submit Documentation Feedback



- 1 = BATT\_COVER pin is low.
- Bit 5 UVLO:
- 0 = voltage at the VCC pin above UVLO threshold.
- 1 = voltage at the VCC pin has dropped below the UVLO threshold.
- Bit 4 not implemented
- Bit 3 PGOOD LDO2:
- 0 = LDO2 output in regulation, or LDO2 disabled with VREGS1<7> = 0
- 1 = LDO2 output out of regulation.

# Bit 2 - PGOOD LDO1:

- 0 = LDO1 output in regulation, or LDO1 disabled with VREGS1<3> =0
- 1 = LDO1 output out of regulation.

# Bit 1 - PGOOD MAIN:

- 0 = Main converter output in regulation.
- 1 = Main converter output out of regulation.

Bit 0 - PGOOD CORE:

- 0 = Core converter output in regulation.
- 1 = Core converter output out of regulation, or VDCDC2<7> = 1 in low-powermode.

A rising edge in the REGSTATUS register contents causes INT to be driven low if it is not masked in the MASK2.

# 7.6.3 MASK1 Register (Address: 03h—Reset: FFh)

## Table 7. MASK1 Register

MASK1	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	Mask USB	Mask AC	Mask Thermal Suspend	Mask Term	Mask Taper	Mask Chg	Mask Prechg	Mask BattTemp
Default	1	1	1	1	1	1	1	1
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The MASK1 register is used to mask all or any of the conditions in the corresponding CHGSTATUS<7:0> positions being indicated at the INT pin. Default is to mask all.

# 7.6.4 MASK2 Register (Address: 04h—Reset: FFh)

#### Table 8. MASK2 Register

MASK2	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	Mask PB_ONOFF	Mask BATT_COVER	Mask UVLO		Mask PGOOD LDO2	Mask PGOOD LDO1	Mask PGOOD MAIN	Mask PGOOD CORE
	Default	1	1	1	1	1	1	1
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The MASK2 register is used to mask all or any of the conditions in the corresponding REGSTATUS<7:0> positions being indicated at the INT pin. Default is to mask all.

# 7.6.5 ACKINT1 Register (Address: 05h-Reset: 00h)

#### Table 9. ACKINT1 Register

ACKINT1	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	Ack USB	Ack AC	Ack Thermal Shutdown	Ack Term	Ack Taper	Ack Chg	Ack Prechg	Ack BattTemp
Default	0	0	0	0	0	0	0	0
Read/write	R	R	R	R	R	R	R	R



#### TPS65010 SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015

www.ti.com

The ACKINT1 register is internally used to acknowledge any of the interrupts in the corresponding CHGSTATUS<7:0> positions. When this is done, the acknowledged interrupt is no longer fed through to the INT pin and so the INT pin becomes free to indicate the next pending interrupt. If none exists, then the INT pin goes high, else it will remain low. A 1 at any position in ACKINT1 is automatically cleared when the corresponding interrupt condition in CHGSTATUS is removed. The application processor should not normally need to access the ACKINT1 register.

# 7.6.6 ACKINT2 Register (Address: 06h—Reset: 00h)

ACKINT2	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function	Ack PB_ONOFF	Ack BATT_ COVER	Ack UVLO		Ack PGOOD LDO2	Ack PGOOD LDO1	Ack PGOOD MAIN	Ack PGOOD CORE
Default	0	0	0	0	0	0	0	0
Read/write	R	R	R	R	R	R	R	R

#### Table 10. ACKINT2 Register

The ACKINT2 register is internally used to acknowledge any of the interrupts in the corresponding REGSTATUS<7:0> positions. When this is done, the acknowledged interrupt is no longer fed through to the INT pin and so the INT pin becomes free to indicate the next pending interrupt. If none exists, then the INT pin goes high, else it will remain low. A *1* at any position in ACKINT2 is automatically cleared when the corresponding interrupt condition in REGSTATUS is removed. The application processor should not normally need to access the ACKINT2 register.

# 7.6.7 CHGCONFIG Register Address: 07h—Reset: 1Bh

Table 11. CHGCONFIG Register

CHGCONFIG	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	POR	Charger reset	Fast charge timer + taper timer enabled	MSB charge current	LSB charge current	USB / 100 mA 500 mA	USB charge allowed	Charge enable
Default	0	0	0	1	1	0	1	1
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The CHGCONFIG register is used to configure the charger.

Bit 7 - POR:

- 0 = T<sub>n(RESPWRON)</sub> duration typically 1000 ms (+/-25%)
- $1 = T_{n(\text{RESPWRON})}$  duration typically 69 ms (+/-25%)

Bit 6 - Charger reset:

- Clears all the timers in the charger and forces a restart of the charge algorithm.
- 0 / 1 = This bit must be set and then reset through the serial interface.

Bit 5 - Fast charge timer + taper timer enabled:

- 0 = fast charge timer disabled (default)
- 1 = enables the fast charge timer.

Bit 4, Bit 3 - MSB/LSB Charge current:

• Used to set the constant current in the current regulation phase.

#### Table 12. Charge Current Settings

B4:B3	CHARGE CURRENT RATE
11	Maximum current set by the external resistor at the ISET pin
10	75% of maximun
01	50% of maximun
00	25% of maximun



Bit 2 - USB 100 mA / 500 mA:

- 0 = sets the USB charging current to max 100 mA.
- 1 = sets the USB charging current to max 500mA. B2 is ignored if B1=0.

Bit 1 - USB charge allowed:

- 0 = prevents any charging from the USB input.
- 1 = charging from the USB input is allowed.

Bit 0 - Charge enable:

- 0 = charging is not allowed.
- 1 = charger is free to charge from either of the two input sources. If both sources are present and valid, the TPS65010 charges from the ac source.

## 7.6.8 LED1\_ON Register (Address: 08h—Reset: 00h)

Table 13. LED1 ON Register

LED1_ON	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	PG1	LED1 ON6	LED1 ON5	LED1 ON4	LED1 ON3	LED1 ON2	LED1 ON1	LED1 ON 0
Default	0	0	0	0	0	0	0	0
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The LED1\_ON and LED1\_PER registers can be used to take control of the  $\overline{PG}$  open-drain output normally controlled by the charger.

Bit 7 -  $\overline{PG1}$ : Control of the  $\overline{PG}$  pin is determined by  $\overline{PG1}$  and  $\overline{PG2}$  according to the table under LED1\_PER register

Bit 6 - BIT 0 - LED1\_ON<6:0> are used to program the ON-time of the open-drain output transistor at the PG pin. The minimum ON-time is typically 10 ms and one LSB corresponds to a 10-ms step change in the ON-time.

#### 7.6.9 LED1\_PER Register (Address: 09h—Reset: 00h)

LED1_PER	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	PG2	LED1 PER6	LED1 PER5	LED1 PER4	LED1 PER3	LED1 PER2	LED1 PER1	LED1 PER 0
Default	0	0	0	0	0	0	0	0
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 14. LED1\_PER Register

Bit 7 - PG2: Control of the PG pin is determined by PG1 and PG2 according to the following table.

#### Table 15. PG Settings

PG1	PG2	BEHAVIOR OF PG OPEN-DRAIN OUTPUT
0	0	Under charger control (default)
0	1	Blink
1	0	Off
1	1	Always On

Bit 6-Bit 0 - LED1\_PER<6:0> are used to program the time period of the open-drain output transistor at the  $\overline{PG}$  pin. The minimum period is typically 100 ms and one LSB corresponds to a 100-ms step change in the period.

#### 7.6.10 LED2\_ON Register (Address: 0Ah—Reset: 00h)

Table 16. LED2\_ON Register

LED2_ON	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	LED21	LED2 ON6	LED2 ON5	LED2 ON4	LED2 ON3	LED2 ON2	LED2 ON1	LED2 ON0
Default	0	0	0	0	0	0	0	0

Copyright © 2003–2015, Texas Instruments Incorporated

Texas Instruments

www.ti.com

#### Table 16. LED2\_ON Register (continued)

LED2_ON	B7	B6	B5	B4	B3	B2	B1	B0
Read/write	R/W							

The LED2\_ON and LED2\_PER registers are used to control the LED2 open-drain output.

Bit 7 LED21: Control is determined by LED21 and LED22 according to Table 17.

Bit 6-Bit 0 - LED2\_PER<6:0> are used to program the ON-time of the open-drain output transistor at the LED2 pin. The minimum ON-time is typically 10 ms and one LSB corresponds to a 10-ms step change in the ON-time.

## 7.6.11 LED2\_PER (Register Address: 0Bh—Reset: 00h)

#### Table 17. LED2\_PER

LED2_PER	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	LED22	LED2 PER6	LED2 PER5	LED2 PER4	LED2 PER3	LED2 PER2	LED2 PER1	LED2 PER 0
Default	0	0	0	0	0	0	0	0
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7 LED22: Control is determined by LED21 and LED22 according to Table 17.

Bit 6-Bit 0 - LED2\_ON<6:0> are used to program the time period of the open-drain output transistor at the LED2 pin. The minimum ON-time is typically 100 ms and one LSB corresponds to a 100-ms step change in the ON-time.

#### Table 18. LED2 Open-Drain Output Setting

LED21	LED22	BEHAVIOR OF LED2 OPEN-DRAIN OUTPUT			
0	0	Off (default)			
0	1	Blink			
1	0	Off			
1	1	Always On			

# 7.6.12 VDCDC1 Register (Address: 0Ch—Reset: 72h/73h)

Table	19.	VDCDC1	Register
-------	-----	--------	----------

VDCDC1	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	FPWM	UVLO1	UVLO0	ENABLE SUPPLY	ENABLE LP	MAIN DISCHARGE	MAIN1	MAIN0
Default	0	1	1	1	0	0	1	DEFMAIN
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The VDCDC1 register is used to program the VMAIN switching converter.

Bit 7 - FPWM: forced PWM mode for DC-DC converters.

- 0 = MAIN and the CORE DC-DC converter are allowed to switch into PFM mode.
- 1 = MAIN and the CORE DC-DC converter operate with forced fixed frequency PWM mode and are not allowed to switch into PFM mode at light load.

Bit 6-Bit 5 - UVLO<1:0>: The under-voltage threshold voltage is set by UVLO1 and UVLO0 according to the Table 20.

UVLO1	UVLO0	V <sub>UVLO</sub>
0	0	2.5 V
0	1	2.75 V
1	0	3.0 V



# Table 20. UVLO Settings (continued)

UVLO1	UVLO0	V <sub>UVLO</sub>
1	1	3.25 V (reset)

Bit 4 - ENABLE SUPPLY:

- 0 = not allowed
- 1 = must be left set.

Bit 3 - ENABLE LP:

- 0 = disables the low-powerfunction of the LOW\_PWR pin.
- 1 = enables the low-powerfunction of the LOW\_PWR pin.

Bit 2 - MAIN DISCHARGE:

- 0 = disable the active discharge of the VMAIN converter output.
- 1 = enable the active discharge of the VMAIN converter output, when the converter is disabled.

Bit 1-Bit 0 - MAIN<1:0>: The VMAIN converter output voltages are set according to Table 21, with the rest in bold set by the DEFMAIN pin. The default voltage can subsequently be over-written through the serial interface after start-up.

#### Table 21. MAIN Settings

MAIN1	MAINO	VMAIN
0	0	2.5 V
0	1	2.75 V
1	0	3.0 V
1	1	3.3 V

# 7.6.13 VDCDC2 Register (Address: 0Dh—Reset: 68h/78h)

#### Table 22. VDCDC2 Register

VDCDC2	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	LP_COREOFF	CORE2	CORE1	CORE0	CORELP1	CORELP0	VIB	CORE DISCHARGE
Default	0	1	1	DEFCORE	1	0	0	0
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The VDCDC2 register is used to program the VCORE switching converter output voltage. It is programmable in 8 steps between 0.85 V and 1.6 V. The reset is governed by the DEFCORE pin; DEFCORE=0 sets an output voltage of 1.5 V. DEFCORE=1 sets an output voltage of 1.6 V.

Bit 7 - LP\_COREOFF:

- 0 = VCORE converter is enabled in low-powermode.
- 1 = VCORE converter is disabled in low-powermode.

Bit 6-Bit 4 - CORE<2:0>: The following table shows all possible values of VCORE. The reset can subsequently be overwritten through the serial interface after start-up.

CORE2	CORE1	CORE0	VCORE					
0	0	0	0.85 V					
0	0	1	1.0 V					
0	1	0	1.1 V					
0	1	1	1.2 V					
1	0	0	1.3 V					
1	0	1	1.4 V					
1	1	0	1.5 V					

# Table 23. CORE Settings

## Table 23. CORE Settings (continued)

CORE2	CORE1	CORE0	VCORE
1	1	1	1.6 V

Bit 3-Bit 2 - CORELP<1:0>: CORELP1 and CORELP0 can be used to set the VCORE voltage in low-powermode. In low-powermode, CORE2 is effectively '0', and CORE1, CORE0 take on the values programmed at CORELP1 and CORELP0, default '10' giving VCORE = 1.1V as default in low-powermode. When low-powermode is exited, VCORE reverts to the value set by CORE2, CORE1 and CORE0.

Bit 1 - VIB:

- 0 = disables the VIB output transistor.
- 1 = enables the VIB output transistor to drive the vibrator motor.

Bit 0 - CORE DISCHARGE:

- 0 = disables the active discharge of the VCORE converter output.
- 1 = enables the active discharge of the VCORE converter, output, when the converter is disabled.

## 7.6.14 VREGS1Register (Address: 0Eh—Reset: 88h)

	VREGS1Register							
VREGS1	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	LDO2 enable	LDO2 OFF / nSLP	LDO21	LDO20	LDO1 enable	LDO1 OFF / nSLP	LDO11	LDO10
Default	1	0	0	0	1	0	0	0
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The VREGS1 register is used to program and enable LDO1 and LDO2 and to set their behavior when lowpowermode is active. The LDO output voltages can be set either on the fly, while the relevant LDO is disabled, or simultaneously when the relevant enable bit is set. Note that both LDOs are per default ON.

Bit 7-Bit 6 - The function of the LDO2 enable and LDO2 OFF / nSLP bits is shown in Table 24. See the power-on sequencing section for details of low-power mode.

#### Table 24. LDO2 Enable and LDO2 OFF/nSLP Functions

LDO2 ENABLE	LDO2 OFF / nSLP	LDO STATUS IN NORMAL MODE	LDO STATUS IN LOW-POWER MODE
0	Х	OFF	OFF
1	0	ON, full power	ON, reduced power and performance
1	1	ON, full power	OFF

Bit 5-Bit 4 - LDO2<1:0>: LDO2 has a default output voltage of 1.8 V. If so desired, this can be changed at the same time as it is enabled through the serial interface.

#### Table 25. LDO2 Settings

LDO21	LDO20	VLDO2
0	0	1.8 V
0	1	2.5 V
1	0	2.75 V
1	1	3.0 V

Bit 3-Bit 2 - The function of the LDO1 enable and LDO1 OFF / nSLP bits is shown in the following table. See the power-on sequencing section for details of low-power mode. Note that programming LDO1 to a higher voltage may force a system power on reset if the increase is in the 10% or greater range.

## Table 26. LDO1 Enable and LDO1 OFF/nSLP Functions

LDO1 ENABLE	LDO1 OFF / nSLP	LDO STATUS IN NORMAL MODE	LDO STATUS IN LOW-POWER MODE
0	Х	OFF	OFF



#### Table 26. LDO1 Enable and LDO1 OFF/nSLP Functions (continued)

LDO1 ENABLE	LDO1 OFF / nSLP	LDO STATUS IN NORMAL MODE	LDO STATUS IN LOW-POWER MODE
1	0	ON, full power	ON, reduced power / performance
1	1	ON, full power	OFF

Bit 1-Bit 0 - LDO1<1:0>: The LDO1 output voltage is per default set externally. If so desired, this can be changed through the serial interface.

#### Table 27. LDO1 Settings

LDO11	LDO10	VLDO1
0	0	ADJ
0	1	2.5 V
1	0	2.75 V
1	1	3.0 V

#### 7.6.15 MASK3 Register (Address: 0Fh—Reset: 00h)

#### **MASK3 Register**

MASK3	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	Edge trigger GPIO4	Edge trigger GPIO3	Edge trigger GPIO2	Edge trigger GPIO1	Mask GPIO4	Mask GPIO3	Mask GPIO2	Mask GPIO1
Default	0	0	0	0	0	0	0	0
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The MASK3 register must be considered when any of the GPIO pins are programmed as inputs.

Bit 7-Bit 4 - Edge trigger GPIO<4:1>: determine whether the respective GPIO generates an interrupt at a rising or a falling edge.

- 0 = falling edge triggered.
- 1 = rising edge triggered.

Bit 3-Bit 0 - Mask GPIO<4:1>: can be used to mask the corresponding interrupt. Default is unmasked (MASK3<0:3>=0).

#### 7.6.16 DEFGPIO Register Address: (10h—Reset: 00h)

Table 28.	DEFGPIO	Register
-----------	---------	----------

DEFGPIO	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	IO4	IO3	IO2	IO1	Value GPIO4	Value GPIO3	Value GPIO2	Value GPIO1
Default	0	0	0	0	0	0	0	0
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The DEFGPIO register is used to define the GPIO pins to be either input or output.

Bit 7-Bit 4 - IO<4:1>:

- 0 = sets the corresponding GPIO to be an input.
- 1 = sets the corresponding GPIO to be an output.

Bit 3-Bit 0 - Value GPIO<4:1>: If a GPIO is programmed to be an output, then the signal output is determined by the corresponding bit. The output circuit for each GPIO is an open-drain NMOS requiring an external pullup resistor.

- 1 = activates the relevant NMOS, hence forcing a logic low signal at the GPIO pin.
- 0 = turns the open-drain transistor OFF, hence the voltage at the GPIO pin is determined by the voltage to which the pullup resistor is connected.



If a particular GPIO is programmed to be an input, then the contents of the relevant bit in B3-0 is defined by the logic level at the GPIO pin. A logic low forces a 0 and a logic high forces a 1. If a GPIO is programmed to be an input, then any attempt to write to the relevant bit in B3-0 is ignored.



# 8 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The VCORE and VMAIN converter are always enabled in a typical application. The VCORE output voltage can be disabled or reduced from 1.5 V to a lower, preset voltage under processor control. When the processor enters the sleep mode, a high signal on the LOW\_PWR pin initiates the change

VCORE typically supplies the digital part of the audio codec. When the processor is in sleep or low-power mode, the audio codec is powered off, so the VCORE voltage can be programmed to lower voltages without a problem. A typical audio codec (e.g., TI AIC23) consumes about 20-mA to 30-mA current from the VCORE power supply.

It is recommended to supply LDO1 from VMAIN as shown in Figure 42. If this is not done, then subsequent to a UVLO, OVERTEMP, or BATT\_COVER = 0 condition, the RESPWRON signal goes high before the VCORE rail has ramped and stabilized. Therefore, the processor core does not receive a power on reset signal.

**TPS65010** SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015



www.ti.com

# 8.2 Typical Applications

# 8.2.1 TPS65010 Typical Application




Figure 42. Typical Application Circuit



# **Typical Applications (continued)**

#### 8.2.1.1 Design Requirements

Each DC/DC converter requires an external inductor and filter capacitor, capable of sustain the intended current with an acceptable voltage ripple. LDOs must have external filter capacitors, and LDO1 requires an external feedback network for regulation. Every input supply rail requires a decoupling capacitor close to the pin, and to avoid unintended states, logic inputs without internal resistors must not be left floating.

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Inductor Selection for the Main and the Core Converter

The main and the core converters in the TPS65010 typically use a  $6.2-\mu$ H and a  $10-\mu$ H output inductor respectively. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance influences directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance is selected for highest efficiency.

Equation 3 calculates the maximum inductor current under static load conditions. The saturation current of the inductor must be rated higher than the maximum inductor current as calculated with Equation 3. This is needed because during heavy load transient, the inductor current rises above the value calculated under Equation 3.

$$\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f}$$
$$I_{L(max)} = I_{O(max)} + \frac{\Delta I_{L}}{2}$$

where

- f = Switching Frequency (1.25 MHz typical)
- L = Inductor Value
- ΔI<sub>L</sub>= Peak-to-peak inductor ripple current
- I<sub>Lmax</sub> = Maximum inductor current

The highest inductor current occurs at maximum V<sub>I</sub>.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the TPS65010 (2 A for the main converter and 0.8 A for the core converter). Keep in mind that the core material from inductor to inductor differs and has an impact on the efficiency especially at high switching frequencies.

Refer to Table 29 and the typical applications for possible inductors

DEVICE	INDUCTOR VALUE	DIMENSIONS	COMPONENT SUPPLIER
Core converter	10 µH	6,0 mm × 6,0 mm × 2,0 mm	Sumida CDRH5D18-100
Core converter	10 µH	5,0 mm × 5,0 mm × 3.0 mm	Sumida CDRH4D28-100
	4.7 μΗ	5,5 mm × 6,6 mm*1.0 mm	Coilcraft LPO1704-472M
	4.7 μΗ	5,0 mm × 5,0 mm × 3.0 mm	Sumida CDRH4D28C-4.7
Main convertor	4.7 μΗ	5,2 mm × 5.2 mm × 2.5 mm	Coiltronics SD25-4R7
Main converter	5.3 μH	5,7 mm × 5.7 mm × 3.0 mm	Sumida CDRH5D28-5R3
	6.2 μH	5,7 mm × 5.7 mm × 3.0 mm	Sumida CDRH5D28-6R2
	6.0 μH	7.0 mm × 7.0 mm × 3.0 mm	Sumida CDRH6D28-6R0

Table 29. Tested Inductors

Copyright © 2003–2015, Texas Instruments Incorporated

(3)

(4)

#### TPS65010

SLVS149C-JUNE 2003-REVISED SEPTEMBER 2015



#### 8.2.1.2.2 Output Capacitor Selection

The advanced fast response voltage mode control scheme of the inductive converters implemented in the TPS65010 allow the use of small ceramic capacitors with a typical value of 22  $\mu$ F for the main converter and 10  $\mu$ F for the core converter without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. If required tantalum capacitors with an ESR < 100  $\Omega$ R may be used as well.

Refer to Table 30 for recommended components.

٧/

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meet the application requirements. Just for completeness the RMS ripple current is calculated as:

$$V_{\text{RMSC(out)}} = V_{\text{O}} \times \frac{1 - \frac{V_{\text{O}}}{V_{\text{I}}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(5)

At nominal load current, the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{O} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \times \left(\frac{1}{8 \times C_{O} \times f} + \text{ESR}\right)$$
(6)

Where the highest output voltage ripple occurs at the highest input voltage V<sub>I</sub>.

At light load currents, the converters operate in power save mode and the output voltage ripple is independent of the output capacitor value. The output voltage ripple is set by the internal comparator thresholds. The typical output voltage ripple is 1% of the nominal output voltage. If the output voltage for the core converter is programmed to its lowest voltage of 0.85 V, the output capacitor must be increased to 22  $\mu$ F for low output voltage ripple. This is because the current in the inductor decreases slowly during the off-time and further increases the output voltage even when the PMOS is off. This effect increases with low output voltages.

#### 8.2.1.2.3 Input Capacitor Selection


Because of the nature of the buck converter, having a pulsating input current a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The main converter needs a 22-µF ceramic input capacitor and the core converter a 10-µF ceramic capacitor. The input capacitor for the main and the core converter can be combined and one 22-µF capacitor can be used instead, because the two converters operate with a phase shift of 270 degrees. The input capacitor can be increased without any limit for better input voltage filtering. The VCC pin must be separated from the input for the main and the core converter. A filter resistor of up to 100R and a 1-µF capacitor is used for decoupling the VCC pin from switching noise.

CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER	COMMENTS
22 μF	1206	TDK C3216X5R0J226M	Ceramic
22 μF	1206	Taiyo Yuden JMK316BJ226ML	Ceramic
22 μF	1210	Taiyo Yuden JMK325BJ226MM	Ceramic

#### **Table 30. Possible Capacitors**



#### 8.2.1.3 Application Curves



**TPS65010** SLVS149C – JUNE 2003 – REVISED SEPTEMBER 2015



www.ti.com

#### 8.2.2 Low-Power Mode




Figure 45. Typical Application Circuit in Low-Power Mode

# 8.2.2.1 Design Requirements

Use external logic or processor to control LOW\_PWR state.

# 8.2.2.2 Detailed Design Procedure

Refer to *Detailed Design Procedure*.



# 9 Power Supply Recommendations

# 9.1 LDO1 Output Voltage Adjustment

The output voltage of LDO1 is set with a resistor divider at the feedback pin. The sum of the two resistors must not exceed 1 M $\Omega$  to minimize voltage changes due to leakage current into the feedback pin. The output voltage for LDO1 after start up is the voltage set by the external resistor divider. It can be reprogrammed with the I<sup>2</sup>C interface to the three other values defined in the register VREGS1.

# 10 Layout

# 10.1 Layout Guidelines

The input capacitors for the DC-DC converters must be placed as close as possible to the VINMAIN, VINCORE, and VCC pins.

- The inductor of the output filter must be placed as close as possible to the device to provide the shortest switch node possible, reducing the noise emitted into the system and increasing the efficiency.
- Sense the feedback voltage from the output at the output capacitors to ensure the best DC accuracy. Feedback must be routed away from noisy sources such as the inductor. If possible, route on the opposite side from the switch node and inductor. Use a GND plane or keep out region to isolate the feedback trace from noisy sources.
- Place the output capacitors as close as possible to the inductor to reduce the feedback loop. This will ensure best regulation at the feedback point.
- Place the device as close as possible to the most demanding or sensitive load. The output capacitors must be placed close to the input of the load. This will ensure the best AC performance possible.
- The input and output capacitors for the LDOs must be placed close to the device for best regulation performance.
- Use vias to connect thermal pad to ground plane.
- TI recommends using the common ground plane for the layout of this device. The AGND can be separated from the PGND, but a large low parasitic PGND is required to connect the PGNDx pins to the CIN and external PGND connections. If the AGND and PGND planes are separated, have one connection point to reference the grounds together. Place this connection point close to the IC.

TPS65010 SLVS149C-JUNE 2003-REVISED SEPTEMBER 2015



www.ti.com

# 10.2 Layout Example




Figure 46. EVM Layout



# **11** Device and Documentation Support

## **11.1 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65010RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65010	Samples
TPS65010RGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		TPS65010	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65010RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2



# PACKAGE MATERIALS INFORMATION

1-Sep-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65010RGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0


# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGZ0048A**

# PACKAGE OUTLINE VQFN - 1 mm max height

VQI II I IIII IIIAX Holgit

PLASTIC QUADFLAT PACK- NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# EXAMPLE BOARD LAYOUT

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGZ0048A**

# **RGZ0048A**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated