

Data Sheet

ADG836L

FEATURES

- 0.5 Ω typical on resistance**
- 0.8 Ω maximum on resistance at 125°C**
- 1.65 V to 3.6 V operation**
- Operating temperature range: -40°C to +125°C**
- Guaranteed leakage specifications up to 125°C**
- High current carrying capability: 300 mA continuous**
- Rail-to-rail switching operation**
- Fast switching times: <20 ns**
- Typical power consumption: <0.1 μW**

APPLICATIONS

- Cellular phones**
- PDAs**
- MP3 players**
- Power routing**
- Battery-powered systems**
- PCMCIA cards**
- Modems**
- Audio and video signal routing**
- Communication systems**


GENERAL DESCRIPTION

The **ADG836L** is a low voltage CMOS device containing two independently selectable single-pole, double-throw (SPDT) switches. This device offers ultralow on resistance of less than 0.8 Ω over the full temperature range. The **ADG836L** is fully specified for 3.3 V, 2.5 V, and 1.8 V supply operation.

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. The **ADG836L** exhibits break-before-make switching action.

The **ADG836L** is available in a 10-lead package.

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 1 INPUT

04753-0-001

Figure 1.

PRODUCT HIGHLIGHTS

1. Less than 0.8 Ω over full temperature range of -40°C to +125°C.
2. Single 1.65 V to 3.6 V operation.
3. Compatible with 1.8 V CMOS logic.
4. High current handling capability (300 mA continuous current at 3.3 V).
5. Low THD + N (0.02% typical).
6. Small 10-lead MSOP package.

Rev. C
Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 ©2004–2020 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

Features	1	Truth Table	6
Applications	1	ESD Caution	6
Functional Block Diagram	1	Pin Configuration and Function Descriptions	7
General Description	1	Typical Performance Characteristics	8
Product Highlights	1	Test Circuits	11
Revision History	2	Terminology.....	13
Specifications	3	Outline Dimensions.....	14
Absolute Maximum Ratings	6	Ordering Guide	14

REVISION HISTORY

8/2020—Rev. B to Rev. C

Changes to Table 1	3
Changes to Table 2	4
Changes to Table 3	5

Changes to Table 6	7
Added Terminology Section.....	13
Updated Outline Dimensions	14
Changes to Ordering Guide.....	14

6/2016—Rev. A to Rev. B

Updated Format	Universal
Change to On Resistance Match Between Channels (ΔR_{ON})	
Parameter, Table 1.....	3

5/2004—Rev. 0 to Rev. A	
Updated Ordering Guide	14

4/2004—Revision 0: Initial Version

SPECIFICATIONS

V_{DD} = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted. Temperature range for Y version is -40°C to $+125^{\circ}\text{C}$.

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					
On Resistance (R_{ON})	0.5 0.75 0.04 0.095	0.85 0.075 0.08	0.9 0.1	Ω typ Ω max Ω typ Ω max	$V_{DD} = 2.7\text{ V}$ $V_{DD} = 2.7\text{ V}, V_S = 0\text{ V}$ to V_{DD} , $I_S = 10\text{ mA}$ See Figure 18 $V_{DD} = 2.7\text{ V}, V_S = 0.65\text{ V}$, $I_S = 10\text{ mA}$
On Resistance Match Between Channels (ΔR_{ON})					
On Resistance Flatness ($R_{FLAT(ON)}$)	0.1 0.18	0.095 0.18	0.1 0.19	Ω typ Ω typ Ω max	$V_{DD} = 2.7\text{ V}, V_S = 0\text{ V}$ to V_{DD} , $I_S = 10\text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage I_S (Off)	± 0.2 ± 1	± 10	± 100	nA typ nA max	$V_{DD} = 3.6\text{ V}$ $V_S = 0.6\text{ V}/3.3\text{ V}$, $V_D = 3.3\text{ V}/0.6\text{ V}$ See Figure 19
Channel On Leakage I_D , I_S (On)	± 0.2 ± 1	± 15	± 120	nA typ nA max	$V_S = V_D = 0.6\text{ V}$ or 3.3 V (see Figure 20)
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.005		± 0.1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
C_{IN} , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS ¹					
t_{ON}	21 26			ns typ ns max	$R_L = 50\ \Omega$, $C_L = 35\text{ pF}$ $V_S = 1.5\text{ V}/0\text{ V}$ (see Figure 21)
t_{OFF}	4 7	28 8	29 9	ns typ ns max ns typ ns max	$R_L = 50\ \Omega$, $C_L = 35\text{ pF}$ $V_S = 1.5\text{ V}$ (see Figure 21) $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$
Break-Before-Make Time Delay (t_{BBM})	17		5	ns typ ns min	$V_{S1} = V_{S2} = 1.5\text{ V}$ (see Figure 22)
Charge Injection	40			pC typ	$V_S = 1.5\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$ (see Figure 23)
Off Isolation	-67			dB typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 100\text{ kHz}$ (see Figure 24)
Channel-to-Channel Crosstalk	-90 -67			dB typ dB typ	S1A to S2A/S1B to S2B (see Figure 27), $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 100\text{ kHz}$ S1A to S1B/S2A to S2B (see Figure 26), $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 100\text{ kHz}$
Total Harmonic Distortion (THD + N)	0.02			%	$R_L = 32\ \Omega$, $f = 20\text{ Hz}$ to 20 kHz , $V_S = 2\text{ V p-p}$
Insertion Loss	-0.05			dB typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ (see Figure 25)
-3 dB Bandwidth	57			MHz typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ (see Figure 25)
C_S (Off)	25			pF typ	
C_D , C_S (On)	75			pF typ	
POWER REQUIREMENTS					
I_{DD}	0.003	1	4	μA typ μA max	$V_{DD} = 3.6\text{ V}$ Digital inputs = 0 V or 3.6 V

¹ Guaranteed by design, not subject to production test.

$V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, GND = 0 V, unless otherwise noted. Temperature range for Y version is -40°C to $+125^\circ\text{C}$.

Table 2.

Parameter	$+25^\circ\text{C}$			-40°C to $+85^\circ\text{C}$	-40°C to $+125^\circ\text{C}$	Unit	Test Conditions/Comments
ANALOG SWITCH							
Analog Signal Range				0 V to V_{DD}		V	
On Resistance (R_{ON})	0.65					Ω typ	$V_{DD} = 2.3 \text{ V}$, $V_S = 0 \text{ V}$ to V_{DD} , $I_S = 10 \text{ mA}$
On Resistance Match Between Channels (ΔR_{ON})	0.84	0.92		1.0		Ω max	See Figure 18
	0.04					Ω typ	$V_{DD} = 2.3 \text{ V}$, $V_S = 0.7 \text{ V}$, $I_S = 10 \text{ mA}$
On Resistance Flatness ($R_{FLAT(ON)}$)	0.1	0.1		0.105		Ω max	
	0.16					Ω typ	$V_{DD} = 2.3 \text{ V}$, $V_S = 0 \text{ V}$ to V_{DD} , $I_S = 10 \text{ mA}$
	0.25	0.25		0.26		Ω max	
LEAKAGE CURRENTS							
Source Off Leakage I_S (Off)	± 0.2					nA typ	$V_{DD} = 2.7 \text{ V}$
	± 0.4	± 4		± 45		nA max	$V_S = 0.6 \text{ V}/2.4 \text{ V}$, $V_D = 2.4 \text{ V}/0.6 \text{ V}$
Channel On Leakage I_D , I_S (On)	± 0.2					nA typ	See Figure 19
	± 0.6	± 12		± 90		nA max	$V_S = V_D = 0.6 \text{ V}$ or 2.4 V (see Figure 20)
DIGITAL INPUTS							
Input High Voltage, V_{INH}				1.7		V min	
Input Low Voltage, V_{INL}				0.7		V max	
Input Current							
I_{INL} or I_{INH}	0.005			± 0.1		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
C_{IN} , Digital Input Capacitance	4					μA max	
						pF typ	
DYNAMIC CHARACTERISTICS ¹							
t_{ON}	23					ns typ	$R_L = 50 \Omega$, $C_L = 35 \text{ pF}$
	29	30		31		ns max	$V_S = 1.5 \text{ V}/0 \text{ V}$ (see Figure 21)
t_{OFF}	5					ns typ	$R_L = 50 \Omega$, $C_L = 35 \text{ pF}$
	7	8		9		ns max	$V_S = 1.5 \text{ V}$ (see Figure 21)
Break-Before-Make Time Delay (t_{BBM})	17					ns typ	$R_L = 50 \Omega$, $C_L = 35 \text{ pF}$
Charge Injection	30			5		ns min	$V_{S1} = V_{S2} = 1.5 \text{ V}$ (see Figure 22)
Off Isolation	-67					pC typ	$V_S = 1.25 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$ (see Figure 23)
Channel-to-Channel Crosstalk	-90					dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$ (see Figure 24)
	-67					dB typ	$S1\text{A}$ to $S2\text{A}/S1\text{B}$ to $S2\text{B}$; $R_L = 50 \text{ V}$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$ (see Figure 27)
Total Harmonic Distortion (THD + N)	0.022					%	$S1\text{A}$ to $S1\text{B}/S2\text{A}$ to $S2\text{B}$; $R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$ (see Figure 26)
Insertion Loss	-0.06					dB typ	$R_L = 32 \Omega$, $f = 20 \text{ Hz}$ to 20 kHz , $V_S = 1.5 \text{ V}$ p-p
-3 dB Bandwidth	57					MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$ (see Figure 25)
C_S (Off)	25					pF typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$ (see Figure 25)
C_D , C_S (On)	75					pF typ	
POWER REQUIREMENTS							
I_{DD}	0.003					μA typ	$V_{DD} = 2.7 \text{ V}$
	1			4		μA max	Digital inputs = 0 V or 2.7 V

¹ Guaranteed by design, not subject to production test.

$V_{DD} = 1.65 \text{ V} \pm 1.95 \text{ V}$, $GND = 0 \text{ V}$, unless otherwise noted. Temperature range for Y version is -40°C to $+125^\circ\text{C}$.

Table 3.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range		0 V to V_{DD}		V	
On Resistance (R_{ON})	1 1.6 2.7	2.4 4.2	2.4 4.2	Ω typ Ω max Ω typ Ω typ	$V_{DD} = 1.8 \text{ V}$, $V_S = 0 \text{ V}$ to V_{DD} , $I_S = 10 \text{ mA}$ See Figure 18 $V_{DD} = 1.65 \text{ V}$, $V_S = 0 \text{ V}$ to V_{DD} , $I_S = 10 \text{ mA}$ $V_{DD} = 1.65 \text{ V}$, $V_S = 0.7 \text{ V}$, $I_S = 10 \text{ mA}$
On Resistance Match Between Channels (ΔR_{ON})	0.1			Ω typ	
LEAKAGE CURRENTS					
Source Off Leakage I_S (Off)	± 0.2 ± 0.4		± 25	nA typ nA max	$V_{DD} = 1.95 \text{ V}$ $V_S = 0.6 \text{ V}/1.65 \text{ V}$, $V_D = 1.65 \text{ V}/0.6 \text{ V}$ See Figure 19
Channel On Leakage I_D , I_S (On)	± 0.2 ± 0.6	± 10	± 75	nA typ nA max	$V_S = V_D = 0.6 \text{ V}$ or 1.65 V (see Figure 20)
DIGITAL INPUTS					
Input High Voltage, V_{INH}		0.65 V_{DD}		V min	
Input Low Voltage, V_{INL}		0.35 V_{DD}		V max	
Input Current I_{INL} or I_{INH}	0.005		± 0.1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
C_{IN} , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS ¹					
t_{ON}	28 37	38	39	ns typ ns max	$R_L = 50 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 1.5 \Omega/0 \text{ V}$ (see Figure 21)
t_{OFF}	7 9	10	11	ns typ ns max	$R_L = 50 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 1.5 \text{ V}$ (see Figure 21)
Break-before-Make Time Delay (t_{BBM})	21		5	ns typ	$R_L = 50 \Omega$, $C_L = 35 \text{ pF}$
Charge Injection	20			ns min pC typ	$V_{S1} = V_{S2} = 1 \text{ V}$ (see Figure 22) $V_S = 1 \text{ V}$, $R_S = 0 \text{ V}$, $C_L = 1 \text{ nF}$ (see Figure 23)
Off Isolation	-67			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$, (see Figure 24)
Channel-to-Channel Crosstalk	-90 -67			dB typ dB typ	S1A to S2A/S1B to S2B; $R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$ (see Figure 27) S1A to S1B/S2A to S2B; $R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$ (see Figure 26)
Total Harmonic Distortion (THD + N)	0.14			%	$R_L = 32 \Omega$, $f = 20 \text{ Hz}$ to 20 kHz , $V_S = 1.2 \text{ V p-p}$
Insertion Loss	-0.08			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$ (see Figure 25)
-3 dB Bandwidth	57			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$ (see Figure 25)
C_S (OFF)	25			pF typ	
C_D , C_S (On)	75			pF typ	
POWER REQUIREMENTS					
I_{DD}	0.003	1.0	4	μA typ μA max	$V_{DD} = 1.95 \text{ V}$ Digital inputs = 0 V or 1.95 V

¹ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 4.

Parameter	Rating
V_{DD} to GND	-0.3 V to +4.6 V
Analog Inputs ¹	-0.3 V to $V_{DD} + 0.3$ V
Digital Inputs ²	-0.3 V to 4.6 V or 10 mA, whichever occurs first
Peak Current, S or D	
3.3 V Operation	500 mA
2.5 V Operation	460 mA
1.8 V Operation	420 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sxx or Dx	
3.3 V Operation	300 mA
2.5 V Operation	275 mA
1.8 V Operation	250 mA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
MSOP Package	
θ_{JA} Thermal Impedance	206°C/W
θ_{JC} Thermal Impedance	44°C/W
IR Reflow, Peak Temperature <20 sec	235°C

¹ Overvoltages at INx, Sxx, or Dx are clamped by internal diodes. Current must be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

TRUTH TABLE

Table 5.

Logic	Switch A	Switch B
0	Off	On
1	On	Off

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 5	IN1, IN2	Logic Control Inputs.
2, 4, 7, 9	S1A, S2A, S2B, S1B	Source Terminals. These pins may be an input or output.
3	GND	Ground (0 V) Reference.
6, 10	D2, D1	Drain Terminals. These pins may be an input or output.
8	V _{DD}	Most Positive Power Supply Potential.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs. V_D (V_S), V_{DD} = 2.7 V to 3.6 V




Figure 6. On Resistance vs. V_D (V_S) for Different Temperatures, V_{DD} = 3.3 V




Figure 4. On Resistance vs. V_D (V_S), V_{DD} = 2.5 V \pm 0.2 V




Figure 7. On Resistance vs. V_D (V_S) for Different Temperatures, V_{DD} = 2.5 V




Figure 5. On Resistance vs. V_D (V_S), V_{DD} = 1.8 V \pm 0.15 V




Figure 8. On Resistance vs. V_D (V_S) for Different Temperatures, V_{DD} = 1.8 V




Figure 9. Leakage Current vs. Temperature, $V_{DD} = 3.3\text{ V}$




Figure 12. Charge Injection (Q_{INJ}) vs. Source Voltage (V_S)




Figure 10. Leakage Current vs. Temperature, $V_{DD} = 2.5\text{ V}$




Figure 13. t_{ON}/t_{OFF} Time vs. Temperature




Figure 11. Leakage Current vs. Temperature, $V_{DD} = 1.8\text{ V}$




Figure 14. Bandwidth




Figure 15. Off Isolation vs. Frequency




Figure 17. Total Harmonic Distortion + Noise (THD + N) vs. Frequency




Figure 16. Crosstalk vs. Frequency

TEST CIRCUITS




Figure 18. On Resistance




Figure 19. Off Leakage










Figure 20. On Leakage

Figure 21. Switching Times, t_{ON} , t_{OFF} 

04449-0-022



04449-0-023



04449-0-024

Figure 23. Charge Injection




Figure 24. Off Isolation




Figure 26. Channel-to-Channel Crosstalk (S1A to S1B)




Figure 25. Bandwidth





Figure 27. Channel-to-Channel Crosstalk (S1A to S2A)

TERMINOLOGY

I_{DD}	C_D, C_S (On)
Positive supply current.	On switch capacitance. Measured with reference to ground.
V_D (V_s)	C_{IN}
Analog voltage on terminals, D and S.	Digital input capacitance.
R_{ON}	t_{ON}
Ohmic resistance between terminals, D and S.	Delay time between the 50% and the 90% points of the digital input and switch on condition.
R_{FLAT (ON)}	t_{OFF}
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured	Delay time between the 50% and the 90% points of the digital input and switch off condition.
ΔR_{ON}	t_{BBM}
On resistance match between any two channels.	On or off time measured between the 80% points of both switches when switching from one to another.
I_S (Off)	Charge Injection
Source leakage current with the switch off.	A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching.
I_D (Off)	Off Isolation
Drain leakage current with the switch off.	A measure of unwanted signal coupling through an off switch.
I_D, I_S (On)	Crosstalk
Channel leakage current with the switch on.	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
V_{INL}	-3 dB Bandwidth
Maximum input voltage for Logic 0.	The frequency at which the output is attenuated by 3 dB.
V_{INH}	On Response
Minimum input voltage for Logic 1.	The frequency response of the on switch.
I_{INL} (I_{INH})	Insertion Loss
Input current of the digital input.	The loss due to the on resistance of the switch.
C_S (Off)	THD + N
Off switch source capacitance. Measured with reference to ground.	The ratio of the harmonic amplitudes plus noise of a signal, to the fundamental.
C_D (Off)	
Off switch drain capacitance. Measured with reference to ground.	

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 28. 10-Lead Mini Small Outline Package [MSOP]
(RM-10)
Dimensions shown in millimeters

081708-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADG836LYRM	−40°C to +125°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	SQA
ADG836LYRMZ	−40°C to +125°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	S1D
ADG836LYRM-REEL7	−40°C to +125°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	SQA

¹ Z = RoHS Compliant Part.