

[TAS5713](http://focus.ti.com/docs/prod/folders/print/tas5713.html)

25-W DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC

Check for Samples: [TAS5713](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=tas5713)

¹FEATURES

- - **25-W Into an 8-Ω Load From a 20-V Supply Up to 90% Efficient**
	- $-$ Wide PVDD Range, From 8 V to 26 V
	- **Supports BTL Configuration With 4-Ω Load Benefits**
	- **Need for Heatsinks**
	-
	-
	-
	-
- **Audio/PWM Processing Constrained Burgers** Sample Rate Changes
	- **Independent Channel Volume Controls With Autodetect: Automatically Detects**
	- **Programmable Two-Band Dynamic-Range External Microprocessor Intervention Control**
	- **22 Programmable Biquads for Speaker EQ DESCRIPTION**
	-
	-
- -
	-
	-
	-
	-
	-
- **Audio Input/Output AD and BD PWM-Mode Support**
	-
	-
	- **Efficient Class-D Operation Eliminates EQ: Speaker Equalization Improves Audio**
	- **One Serial Audio Input (Two Audio DRC: Dynamic Range Compression. Can Channels) Be Used As Power Limiter. Enables**
	- ²C Address Selection Pin (Chip Select)

	²C Address Selection Pin (Chip Select)

	² Single Output Filter PBTL Support

	² Supports 8-kHz to 48-kHz Sample Rate

	² Autobank Switching: Preload Coefficients

	² Mrite N
		- **Sample-Rate Changes. No Need for**

and Other Audio-Processing Features The TAS5713 is a 25-W, efficient, digital-audio power **– Programmable Coefficients for DRC Filters** amplifier for driving stereo bridge-tied speakers. One **SERIAL DRIG Blocking Filters** and the serial data input allows processing of up to two discrete audio channels and seamless integration to **General Features** discrete audio channels and seamless integration to **General Fe** most digital audio processors and MPEG decoders. **– I²C Serial Control Interface Operational** The device accepts a wide range of input data and **Without MCLK diamogleric in the state of the data rates.** A fully programmable data path routes these channels to the internal speaker drivers. **– Requires Only 3.3 V and PVDD**

– No External Oscillator: Internal Oscillator The TAS5713 is a slave-only device receiving all for Automatic Rate Detection
 clocks from external sources. The TAS5713 operates
 For Automatic Rate Dividence For Automatic Property with a PWM carrier between a 384-kHz switching rate **Surface-Mount, 48-Pin, 7-mm x 7-mm**
 **Example 2011 Carrier between a 384-kHz switching rate and a 352-KHz switching rate, depending on the input

Example 2014 Carrier Surface Standing Combined with a**
 Example rate. Ov fourth-order noise shaper provides a flat noise floor and excellent dynamic range from 20 Hz to 20 kHz.. **– 106-dB SNR, A-Weighted**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[TAS5713](http://focus.ti.com/docs/prod/folders/print/tas5713.html)

SLOS637A –DECEMBER 2009–REVISED AUGUST 2010 **www.ti.com**

EXAS STRUMENTS

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SIMPLIFIED APPLICATION DIAGRAM

(1) See the TAS5713 User's Guide for loop filter values

FUNCTIONAL VIEW

DAP Process Structure

I²C Subaddress in Red

B0321-09

EXAS NSTRUMENTS

DEVICE INFORMATION

PIN ASSIGNMENT

P0075-09

PIN FUNCTIONS

(1) TYPE: $A =$ analog; $D = 3.3-V$ digital; $P =$ power/ground/decoupling; $I =$ input; $O =$ output (2) All pullups are weak pullups and pull

All pullups are weak pullups and all pulldowns are weak pulldowns. The pullups and pulldowns are included to assure proper input logic levels if the pins are left unconnected (pullups → logic 1 input; pulldowns → logic 0 input).

PIN FUNCTIONS (continued)

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under absolute ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operation conditions are not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability.

(2) 5-V tolerant inputs are PDN, RESET, SCLK, LRCLK, MCLK, SDIN, SDA, and SCL.

(3) Maximum pin voltage should not exceed 6 V.

(4) DC voltage + peak ac waveform measured at the pin should be below the allowed limit for all conditions.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

(2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](http://www.ti.com/pcbthermalcalc).

RECOMMENDED OPERATING CONDITIONS

(1) Continuous operation above the recommended junction temperature may result in reduced reliability and/or lifetime of the device.

PWM OPERATION AT RECOMMENDED OPERATING CONDITIONS

PLL INPUT PARAMETERS AND EXTERNAL FILTER COMPONENTS

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $T_A = 25^\circ$, PVCC_x = 18 V, DVDD = AVDD = 3.3 V, R_L= 8 Ω, BTL AD mode, $f_S = 48$ kHz (unless otherwise noted)

(1) I_{IH} for the PBTL pin has a maximum limit of 200 μ A due to an internal pulldown on the pin.

(2) This does not include bond-wire or pin resistance.

(3) Specified by design

AC Characteristics (BTL, PBTL)

PVDD_x = 18 V, BTL AD mode, f_S = 48 KHz, R_L = 8 Ω, R_{OCP} = 22 KΩ, C_{BST} = 33 nF, audio frequency = 1 kHz, AES17 filter, f_{PWM} = 384 kHz, T_A = 25°C (unless otherwise specified). All performance is in accordance with recommended operating conditions (unless otherwise specified).

(1) SNR is calculated relative to 0-dBFS input level.

SERIAL AUDIO PORTS SLAVE MODE

over recommended operating conditions (unless otherwise noted)

Figure 2. Slave-Mode Serial Data-Interface Timing

I ²C SERIAL CONTROL PORT OPERATION

Timing characteristics for I²C Interface signals over recommended operating conditions (unless otherwise noted)

Figure 3. SCL and SDA Timing

Figure 4. Start and Stop Conditions Timing

RESET TIMING (RESET)

Control signal parameters over recommended operating conditions (unless otherwise noted). Please refer to Recommended Use Model section on usage of all terminals.

System Initialization. Enable via I^2C .

T0421-01

NOTES: On power up, it is recommended that the TAS5713 RESET be held LOW for at least 100 µs after DVDD has reached 3 V.

If RESET is asserted LOW while PDN is LOW, then RESET must continue to be held LOW for at least 100 µs after PDN is deasserted (HIGH).

Figure 5. Reset Timing

STRUMENTS

FXAS

Figure 16. Figure 17.

[TAS5713](http://focus.ti.com/docs/prod/folders/print/tas5713.html)

SLOS637A –DECEMBER 2009–REVISED AUGUST 2010 **www.ti.com**

DETAILED DESCRIPTION

POWER SUPPLY

To facilitate system design, the TAS5713 needs only a 3.3-V supply in addition to the (typical) 18-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the gate drive circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors.

In order to provide good electrical and acoustical characteristics, the PWM signal path for the output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST x), and power-stage supply pins (PVDD x). The gate-drive voltage (GVDD OUT) is derived from the PVDD voltage. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. Inductance between the power-supply pins and decoupling capacitors must be avoided.

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_x) to the power-stage output pin (OUT_x). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive regulator output pin (GVDD_OUT) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 352 kHz to 384 kHz, it is recommended to use 33-nF, X7R ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power-stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD_x). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_x pin is decoupled with a 100-nF, X7R ceramic capacitor placed as close as possible to each supply pin.

The TAS5713 is fully protected against erroneous power-stage turnon due to parasitic gate charging.

I ²C CHIP SELECT

A_SEL_FAULT is an input pin during power up. It can be pulled high (15-kΩ pullup) or low (15-kΩ pulldown). High indicates an I²C subaddress of 0x36, and low a subaddress of 0x34.

I ²C Device Address Change Procedure

- Write to device address change enable register, 0xF8 with a value of 0xF9 A5 A5 A5.
- Write to device register 0xF9 with a value of 0x0000 00XX, where XX is the new address.
- Any writes after that should use the new device address XX.

SINGLE-FILTER PBTL MODE

The TAS5713 supports parallel BTL (PBTL) mode with OUT_A/OUT_B (and OUT_C/OUT_D) connected before the LC filter. In order to put the part in PBTL configuration, drive PBTL (pin 8) HIGH. This synchronizes the turnoff of half-bridges A and B (and similarly C/D) if an overcurrent condition is detected in either half-bridge. There is a pulldown resistor on the PBTL pin that configures the part in BTL mode if the pin is left floating.

PWM output multiplexers should be updated to set the device in PBTL mode. Output Mux Register (0x25) should be written with a value of 0x01 10 32 45. Also, the PWM shutdown register (0x19) should be written with a value of 0x3A.

DEVICE PROTECTION SYSTEM

Overcurrent (OC) Protection With Current Limiting

The device has independent, fast-reacting current detectors on all high-side and low-side power-stage FETs. The detector outputs are closely monitored by two protection systems. The first protection system controls the power stage in order to prevent the output current further increasing, i.e., it performs a cycle-by-cycle current-limiting function, rather than prematurely shutting down during combinations of high-level music transients and extreme

speaker load-impedance drops. If the high-current condition situation persists, i.e., the power stage is being overloaded, a second protection system triggers a latching shutdown, resulting in the power stage being set in the high-impedance (Hi-Z) state. The device returns to normal operation once the fault condition (i.e., a short circuit on the output) is removed. Current-limiting and overcurrent protection are not independent for half-bridges. That is, if the bridge-tied load between half-bridges A and B causes an overcurrent fault, half-bridges A, B, C, and D are shut down.

Overtemperature Protection

The TAS5713 has an overtemperature-protection system. If the device junction temperature exceeds 150°C (nominal), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and A_SEL_FAULT being asserted low. The TAS5713 recovers automatically once the temperature drops approximately 30°C.

Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the TAS5713 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the PVDD and AVDD supply voltages reach 7.6 V and 2.7 V, respectively. Although PVDD and AVDD are independently monitored, a supply-voltage drop below the UVP threshold on AVDD or either PVDD pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and A_SEL_FAULT being asserted low.

FAULT INDICATION

A_SEL_FAULT is an input pin during power up. This pin can be programmed after RESET to be an output by writing 1 to bit 0 of I²C register 0x05. In that mode, the (A_SEL_FAULT pin has the definition shown in [Table 1.](#page-22-0)

Any fault resulting in device shutdown is signaled by the A_SEL_FAULT pin going low (see [Table 1\)](#page-22-0). A latched version of this pin is available on D1 of register $0x02$. This bit can be reset only by an $I²C$ write.

Table 1. A_SEL_FAULT Output States

SSTIMER FUNCTIONALITY

The SSTIMER pin uses a capacitor connected between this pin and ground to control the output duty cycle when exiting all-channel shutdown. The capacitor on the SSTIMER pin is slowly charged through an internal current source, and the charge time determines the rate at which the output transitions from a near-zero duty cycle to the desired duty cycle. This allows for a smooth transition that minimizes audible pops and clicks. When the part is shut down, the drivers are placed in the high-impedance state and transition slowly down through a 3-kΩ resistor, similarly minimizing pops and clicks. The shutdown transition time is independent of the SSTIMER pin capacitance. Larger capacitors increase the start-up time, while capacitors smaller than 2.2 nF decrease the start-up time. The SSTIMER pin should be left floating for BD modulation.

CLOCK, AUTODETECTION, AND PLL

The TAS5713 is an I²S slave device. It accepts MCLK, SCLK, and LRCLK. The digital audio processor (DAP) supports all the sample rates and MCLK rates that are defined in the [clock control register](#page-42-0) .

The TAS5713 checks to verify that SCLK is a specific value of 32 f_S, 48 f_S, or 64 f_S. The DAP only supports a 1 \times f_S LRCLK. The timing relationship of these clocks to SDIN is shown in subsequent sections. The clock section uses MCLK or the internal oscillator clock (when MCLK is unstable, out of range, or absent) to produce the internal clock (DCLK) running at 512 times the PWM switching frequency.

The DAP can autodetect and set the internal clock control logic to the appropriate settings for all supported clock rates as defined in the clock-control register.

Copyright © 2009–2010, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS637AA&partnum=TAS5713) 23

The TAS5713 has robust clock error handling that uses the built-in trimmed oscillator clock to quickly detect changes/errors. Once the system detects a clock change/error, it mutes the audio (through a single-step mute) and then forces PLL to limp using the internal oscillator as a reference clock. Once the clocks are stable, the system autodetects the new rate and revert to normal operation. During this process, the default volume is restored in a single step (also called hard unmute). The ramp process can be programmed to ramp back slowly (also called soft unmute) as defined in volume register (0x0E).

SERIAL DATA INTERFACE

Serial data is input on SDIN. The PWM outputs are derived from SDIN. The TAS5713 DAP accepts serial data in 16-, 20-, or 24-bit left-justified, right-justified, and $1²S$ serial data formats.

PWM SECTION

The TAS5713 DAP device uses noise-shaping and customized nonlinear correction algorithms to achieve high power efficiency and high-performance digital audio reproduction. The DAP uses a fourth-order noise shaper to increase dynamic range and SNR in the audio band. The PWM section accepts 24-bit PCM data from the DAP and outputs two BTL PWM audio output channels.

The PWM section has individual-channel dc-blocking filters that can be enabled and disabled. The filter cutoff frequency is less than 1 Hz. Individual-channel de-emphasis filters for 44.1 kHz and 48 kHz are included and can be enabled and disabled.

Finally, the PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%.

For a detailed description of using audio processing features like DRC and EQ, see the User's Guide and TAS570X GDE software development tool documentation.

SERIAL INTERFACE CONTROL AND TIMING

I ²S Timing

¹²S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or $64 \times f_S$ is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on the data lines. The data is written MSB-first and is valid on the rising edge of bit clock. The DAP masks unused trailing data bit positions.

2-Channel I²S (Philips Format) Stereo Input

NOTE: All data presented in 2s-complement form with MSB first.

Figure 32. I²S 64-f^S Format

2-Channel I²S (Philips Format) Stereo Input/Output (24-Bit Transfer Word Size)

Figure 33. I²S 48-f^S Format

NOTE: All data presented in 2s-complement form with MSB first.

EXAS

2-Channel I²S (Philips Format) Stereo Input

NOTE: All data presented in 2s-complement form with MSB first.

Figure 34. I²S 32-f^S Format

Left-Justified

Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or 64 \times f_S is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK toggles. The data is written MSB-first and is valid on the rising edge of the bit clock. The DAP masks unused trailing data bit positions.

2-Channel Left-Justified Stereo Input

NOTE: All data presented in 2s-complement form with MSB first.

Figure 35. Left-Justified 64-f_S Format

2-Channel Left-Justified Stereo Input (24-Bit Transfer Word Size)

NOTE: All data presented in 2s-complement form with MSB first.

Figure 36. Left-Justified 48-f_S Format

2-Channel Left-Justified Stereo Input

NOTE: All data presented in 2s-complement form with MSB first.

Figure 37. Left-Justified 32-f_S Format

Right-Justified

Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when

it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or 64 \times f_S is used to clock in the data. The first bit of data appears on the data 8 bit-clock periods (for 24-bit data) after LRCLK toggles. In RJ mode, the LSB of data is always clocked by the last bit clock before LRCLK transitions. The data is written MSB-first and is valid on the rising edge of bit clock. The DAP masks unused leading data bit positions.

2-Channel Right-Justified (Sony Format) Stereo Input

Figure 38. Right-Justified 64-f_S Format

2-Channel Right-Justified Stereo Input (24-Bit Transfer Word Size)

2-Channel Right-Justified (Sony Format) Stereo Input

Figure 40. Right-Justified 32-f_S Format

I ²C SERIAL CONTROL INTERFACE

The TAS5713 DAP has a bidirectional ${}^{12}C$ interface that is compatible with the Inter IC (${}^{12}C$) bus protocol and supports both 100-kHz and 400-kHz data transfer rates for single- and multiple-byte write and read operations. This is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status.

The DAP supports the standard-mode I^2C bus operation (100 kHz maximum) and the fast I^2C bus operation (400 kHz maximum). The DAP performs all ${}^{12}C$ operations without ${}^{12}C$ wait cycles.

General I²C Operation

The I²C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data can be transferred in byte (8-bit) format, with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. These conditions are shown in [Figure 41.](#page-29-0) The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TAS5713 holds SDA low during the acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the high level for the bus.

Figure 41. Typical I²C Sequence

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in [Figure 41](#page-29-0).

The 7-bit address for the TAS5713 is 0011 011 (0x36) or 0011 010 (ox34) based on the polarity of the A_SEL_FAULT pin.

The TAS5713 address can be changed from 0x36 to 0x38 by writing 0x38 to device address register 0xF9.

Single- and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte read/write operations for subaddresses 0x00 to 0x1F. However, for the subaddresses 0x20 to 0xFF, the serial control interface supports only multiple-byte read/write operations (in multiples of 4 bytes).

During multiple-byte read operations, the DAP responds with data, a byte at a time, starting at the subaddress assigned, as long as the master device continues to respond with acknowledges. If a particular subaddress does not contain 32 bits, the unused bits are read as logic 0.

During multiple-byte write operations, the DAP compares the number of bytes transmitted to the number of bytes that are required for each specific subaddress. For example, if a write command is received for a biquad subaddress, the DAP must receive five 32-bit words. If fewer than five 32-bit data words have been received when a stop command (or another start command) is received, the received data is discarded.

Supplying a subaddress for each subaddress transaction is referred to as random ¹²C addressing. The TAS5713 also supports sequential ${}^{12}C$ addressing. For write transactions, if a subaddress is issued followed by data for that subaddress and the 15 subaddresses that follow, a sequential 12 C write transaction has taken place, and the data for all 16 subaddresses is successfully received by the TAS5713. For I^2C sequential-write transactions, the subaddress then serves as the start address, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines how many subaddresses are written. As was true for random addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data is written to the last subaddress, the data for the last subaddress is discarded. However, all other data written is accepted; only the incomplete data is discarded.

Single-Byte Write

As shown in [Figure 42,](#page-30-0) a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a data-write transfer, the read/write bit is a 0. After receiving the correct I^2C device address and the read/write bit, the DAP responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the TAS5713 internal memory address being accessed. After receiving the address byte, the TAS5713 again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TAS5713 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.

Figure 42. Single-Byte Write Transfer

Multiple-Byte Write

A multiple-byte data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master device to the DAP as shown in [Figure 43.](#page-30-1) After receiving each data byte, the TAS5713 responds with an acknowledge bit.

Figure 43. Multiple-Byte Write Transfer

Single-Byte Read

As shown in [Figure 44,](#page-31-0) a single-byte data-read transfer begins with the master device transmitting a start condition, followed by the I^2C device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte or bytes of the internal memory address to be read. As a result, the read/write bit becomes a 0. After receiving the TAS5713 address and the read/write bit, TAS5713 responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the TAS5713 address and the read/write bit again. This time, the read/write bit becomes a 1, indicating a read transfer. After receiving the address and the read/write bit, the TAS5713 again responds with an acknowledge bit. Next, the TAS5713 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.

Figure 44. Single-Byte Read Transfer

Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the TAS5713 to the master device as shown in [Figure 45.](#page-31-1) Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte.

Figure 45. Multiple-Byte Read Transfer

[TAS5713](http://focus.ti.com/docs/prod/folders/print/tas5713.html)

Dynamic Range Control (DRC)

The DRC scheme has a single threshold, offset, and slope (all programmable). There is one ganged DRC for the high-band left/right channels and one DRC for the low-band left/right channels.

The DRC input/output diagram is shown in [Figure 46.](#page-32-0)

Professional-quality dynamic range compression automatically adjusts volume to flatten volume level.

- Each DRC has adjustable threshold levels
- Programmable energy, attack, and decay time constants
- • Transparent compression: compressors can attack fast enough to avoid apparent clipping before engaging, and decay times can be set slow enough to avoid pumping.

B0265-04

T = 9.23 format, all other DRC coefficients are 3.23 format

Figure 47. DRC Structure

BANK SWITCHING

The TAS5713 uses an approach called bank switching together with automatic sample-rate detection. All processing features that must be changed for different sample rates are stored internally in three banks. The user can program which sample rates map to each bank. By default, bank 1 is used in the 32-kHz mode, bank 2 is used in the 44.1/48-kHz mode, and bank 3 is used for all other rates. Combined with the clock-rate autodetection feature, bank switching allows the TAS5713 to detect automatically a change in the input sample rate and switch to the appropriate bank without any MCU intervention.

An external controller configures bankable locations (0x29–0x36, 0x3A–0x3F, and 0x58–0x5F) for all three banks during the initialization sequence.

If automatic bank switching is enabled (register 0x50, bits 2:0) , then the TAS5713 automatically swaps the coefficients for subsequent sample-rate changes, avoiding the need for any external controller intervention for a sample-rate change.

By default, bits 2:0 have the value 000; indicating that bank switching is disabled. In that state, updates to bankable locations take immediate effect. A write to register 0x50 with bits 2:0 being 001, 010, or 011 brings the system into the coefficient-bank-update state update bank1, update bank2, or update bank3, respectively. Any subsequent write to bankable locations updates the coefficient banks stored outside the DAP. After updating all the three banks, the system controller should issue a write to register 0x50 with bits 2:0 being 100; this changes the system state to automatic bank switching mode. In automatic bank switching mode, the TAS5713 automatically swaps banks based on the sample rate.

- (c) Update bank-3 mode: Write 011 to bits 2:0 of register 0x50. Load the other coefficients.
(d) Enable automatic bank switching by writing 100 to bits 2:0 of reg 0x50.
- Enable automatic bank switching by writing 100 to bits 2:0 of reg 0x50.

26-Bit 3.23 Number Format

All mixer gain coefficients are 26-bit coefficients using a 3.23 number format. Numbers formatted as 3.23 numbers means that there are 3 bits to the left of the binary point and 23 bits to the right of the binary point. This is shown in [Figure 48](#page-33-0)

The decimal value of a 3.23 format number can be found by following the weighting shown in [Figure 48.](#page-33-0) If the most significant bit is logic 0, the number is a positive number, and the weighting shown yields the correct number. If the most significant bit is a logic 1, then the number is a negative number. In this case every bit must be inverted, a 1 added to the result, and then the weighting shown in [Figure 49](#page-34-0) applied to obtain the magnitude of the negative number.

Figure 49. Conversion Weighting Factors—3.23 Format to Floating Point

Gain coefficients, entered via the I^2C bus, must be entered as 32-bit binary numbers. The format of the 32-bit number (4-byte or 8-digit hexadecimal number) is shown in [Figure 50.](#page-34-1)

u = unused or don't care bits Digit = hexadecimal digit

M0127-01

Table 2. Sample Calculation for 3.23 Format

Table 3. Sample Calculation for 9.17 Format

Recommended Use Model

 $\frac{1}{2}$

ี scl ไ
รอี
-

RESET

PVDD

Initialization

3 V 3 V

Normal Operation Shutdown Power Communication Shutdown Power Communication

¥

Normal Operation -

 $\bm{\lambda}$

Shutdown

 \blacktriangleright Powerdown \blacktriangleright

 $\frac{8}{3}$

AVDD/DVDD

 $3V -$

PDN

Figure 52. Power Loss Sequence

Initialization Sequence

Use the following sequence to power-up and initialize the device:

- 1. Hold all digital inputs low and ramp up AVDD/DVDD to at least 3 V.
- 2. Initialize digital inputs and PVDD supply as follows:
	- Drive $\overline{\text{RESET}} = 0$, $\overline{\text{PDN}} = 1$, and other digital inputs to their desired state while ensuring that all are never more than 2.5 V above AVDD/DVDD. Wait at least 100 μ s, drive RESET = 1, and wait at least another 13.5 ms.
	- Ramp up PVDD to at least 8 V while ensuring that it remains below 6 V for at least 100 us after AVDD/DVDD reaches 3 V. Then wait at least another 10 µs.
- 3. Trim oscillator (write 0x00 to register 0x1B) and wait at least 50 ms.
- 4. Configure the DAP via I^2C (see Users's Guide for typical values).
- 5. Configure remaining registers.
- 6. Exit shutdown (sequence defined below).

Normal Operation

The following are the only events supported during normal operation:

- 1. Writes to master/channel volume registers.
- 2. Writes to soft mute register.
- 3. Enter and exit shutdown (sequence defined below).

Note: Event 3 is not supported for 240 ms $+ 1.3 \times t_{start}$ after trim following AVDD/DVDD powerup ramp (where t_{start} is specified by register 0x1A).

Shutdown Sequence

Enter:

- 1. Write 0x40 to register 0x05.
- 2. Wait at least 1 ms + 1.3 \times t_{stop} (where t_{stop} is specified by register 0x1A).
- 3. If desired, reconfigure by returning to step 4 of initialization sequence.

Exit:

- 1. Write 0x00 to register 0x05 (exit shutdown command may not be serviced for as much as 240 ms after trim following AVDD/DVDD powerup ramp).
- 2. Wait at least 1 ms + 1.3 \times t_{start} (where t_{start} is specified by register 0x1A).
- 3. Proceed with normal operation.

Power-Down Sequence

Use the following sequence to powerdown the device and its supplies:

- 1. If time permits, enter shutdown (sequence defined above); else, in case of sudden power loss, assert $\overline{PDN} = 0$ and wait at least 2 ms.
- 2. Assert $\overline{\text{RESET}} = 0$.
- 3. Drive digital inputs low and ramp down PVDD supply as follows:
	- Drive all digital inputs low after $\overline{\text{RESET}}$ has been low for at least 2 μ s.
	- Ramp down PVDD while ensuring that it remains above 8 V until RESET has been low for at least 2 µs.
- 4. Ramp down AVDD/DVDD while ensuring that it remains above 3 V until PVDD is below 6 V and that it is never more than 2.5 V below the digital inputs.

Table 4. Serial Control Interface Register Summary

Table 4. Serial Control Interface Register Summary (continued)

Table 4. Serial Control Interface Register Summary (continued)

(2) Reserved registers should not be accessed.

Table 4. Serial Control Interface Register Summary (continued)

(3) Reserved registers should not be accessed.

42 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS637AA&partnum=TAS5713) Copyright © 2009–2010, Texas Instruments Incorporated

Table 4. Serial Control Interface Register Summary (continued)

All DAP coefficients are 3.23 format unless specified otherwise.

Registers 0x3B through 0x46 should be altered only during the initialization phase.

CLOCK CONTROL REGISTER (0x00)

The clocks and data rates are automatically determined by the TAS5713. The clock control register contains the autodetected clock status. Bits D7–D5 reflect the sample rate. Bits D4–D2 reflect the MCLK frequency.

Table 5. Clock Control Register (0x00)

(1) Reserved registers should not be accessed.

(2) Default values are in **bold**.

(3) Only available for 44.1-kHz and 48-kHz rates

 $\overline{(4)}$ Rate only available for 32/44.1/48-KHz sample rates (5) Not available at 8 kHz

Not available at 8 kHz

Texas **ISTRUMENTS**

DEVICE ID REGISTER (0x01)

The device ID register contains the ID code for the firmware revision.

Table 6. General Status Register (0x01)

[TAS5713](http://focus.ti.com/docs/prod/folders/print/tas5713.html)

www.ti.com SLOS637A –DECEMBER 2009–REVISED AUGUST 2010

ERROR STATUS REGISTER (0x02)

The error bits are sticky and are not cleared by the hardware. This means that the software must clear the register (write zeroes) and then read them to determine if they are persistent errors.

Error definitions:

- MCLK Error : MCLK frequency is changing. The number of MCLKs per LRCLK is changing.
- SCLK Error: The number of SCLKs per LRCLK is changing.
- LRCLK Error: LRCLK frequency is changing.
- Frame slip: LRCLK phase is drifting with respect to internal frame sync.

Table 7. Error Status Register (0x02)

(1) Default values are in **bold**.

SYSTEM CONTROL REGISTER 1 (0x03)

System control register 1 has several functions:

Bit D7: If 0, the dc-blocking filter for each channel is disabled.

If 1, the dc-blocking filter (–3 dB cutoff <1 Hz) for each channel is enabled (default).

Bit D5: If 0, use soft unmute on recovery from a clock error. This is a slow recovery. Unmute takes the same time as the volume ramp defined in register 0x0E.

If 1, use hard unmute on recovery from clock error (default). This is a fast recovery, a single-step volume ramp.

Bits D1–D0: Select de-emphasis

D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	FUNCTION	
0							$\overline{}$	PWM high-pass (dc blocking) disabled	
							$\overline{}$	PWM high-pass (dc blocking) enabled (1)	
	0	-					$\overline{}$	Reserved ⁽¹⁾	
		0					$\overline{}$	Soft unmute on recovery from clock error	
							$\overline{}$	Hard unmute on recovery from clock error (1)	
								Reserved ⁽¹⁾	
				0			$\overline{}$	Reserved ⁽¹⁾	
					0		$\overline{}$	Reserved ⁽¹⁾	
						0	$\mathbf 0$	No de-emphasis ⁽¹⁾	
						0		De-emphasis for $f_s = 32$ kHz	
						1	$\mathbf 0$	De-emphasis for $f_S = 44.1$ kHz	
						1		De-emphasis for $f_s = 48$ kHz	

Table 8. System Control Register 1 (0x03)

(1) Default values are in **bold**.

STRUMENTS

EXAS

SERIAL DATA INTERFACE REGISTER (0x04)

As shown in [Table 9,](#page-45-0) the TAS5713 supports nine serial data modes. The default is 24-bit, I²S mode.

(1) Default values are in **bold**.

SYSTEM CONTROL REGISTER 2 (0x05)

When bit D6 is set low, the system exits all-channel shutdown and starts playing audio; otherwise, the outputs are shut down (hard mute).

(1) Default values are in **bold**.

SOFT MUTE REGISTER (0x06)

Writing a 1 to any of the following bits sets the output of the respective channel to 50% duty cycle (soft mute).

Table 11. Soft Mute Register (0x06)

VOLUME REGISTERS (0x07, 0x08, 0x09, 0x0A)

Step size is 0.5 dB.

Table 12. Master Volume Table

STRUMENTS

EXAS

Table 12. Master Volume Table (continued)

VOLUME CONFIGURATION REGISTER (0x0E)

Bits Volume slew rate (used to control volume change and MUTE ramp rates). These bits control the D2–D0: number of steps in a volume ramp. Volume steps occur at a rate that depends on the sample rate of the I^2S data as follows:

Table 13. Volume Control Register (0x0E)

(1) Default values are in **bold**.

MODULATION LIMIT REGISTER (0x10)

Table 14. Modulation Limit Register (0x10)

INTERCHANNEL DELAY REGISTERS (0x11, 0x12, 0x13, and 0x14)

Internal PWM Channels 1, 2, $\overline{1}$, and $\overline{2}$ are mapped into registers 0x11, 0x12, 0x13, and 0x14.

BITS DEFINITION D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION $0 \mid 0 \mid 0 \mid 0 \mid 0 \mid - \mid - \mid$ Minimum absolute delay, 0 DCLK cycles $0 \mid 1 \mid 1 \mid 1 \mid 1 \mid - \mid - \mid$ Maximum positive delay, 31×4 DCLK cycles $1 \mid 0 \mid 0 \mid 0 \mid 0 \mid 0 \mid - \mid - \mid$ Maximum negative delay, -32 x 4 DCLK cycles 0 | 0 | Reserved **SUBADDRESS** D7 D6 D5 D4 D3 D2 D1 D0 Delay = (value) \times 4 DCLKs **0x11** $\begin{vmatrix} 1 & 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 1 & 1 \end{vmatrix}$ $\begin{vmatrix} 1 & 1 & 1 & - & - \\ -1 & -1 & 0 & 1 & 1 \end{vmatrix}$ Default value for channel 1⁽¹⁾ **0x12 0 1 0 1 0 1** – – **Default value for channel 2 (1) 0x13** 1 0 1 0 1 1 0 1 $-$ Default value for channel 1⁽¹⁾ **0x14 0 1 0 1 0 1** – – **Default value for channel 2** (1)

Table 15. Channel Interchannel Delay Register Format

(1) Default values are in **bold**.

ICD settings have high impact on audio performance (e.g., dynamic range, THD, crosstalk, etc.) Therefore, appropriate ICD settings must be used. By default, the device has ICD settings for the AD mode. If used in BD mode, then update these registers before coming out of all-channel shutdown.

[TAS5713](http://focus.ti.com/docs/prod/folders/print/tas5713.html)

PWM SHUTDOWN GROUP REGISTER (0x19)

Settings of this register determine which PWM channels are active. The value should be 0x30 for BTL mode and 0x3A for PBTL mode. The default value of this register is 0x30. The functionality of this register is tied to the state of bit D5 in the system control register.

This register defines which channels belong to the shutdown group (SDG). If a 1 is set in the shutdown group register, that particular channel is **not** started following an exit out of all-channel shutdown command (if bit D5 is set to 0 in system control register 2, 0x05).

Table 16. Shutdown Group Register

(1) Default values are in **bold**.

START/STOP PERIOD REGISTER (0x1A)

This register is used to control the soft-start and soft-stop period following an enter/exit all-channel shutdown command or change in the PDN state. This helps reduce pops and clicks at start-up and shutdown. The times are only approximate and vary depending on device activity level and I²S clock stability.

Table 17. Start/Stop Period Register (0x1A)

(1) Default values are in **bold**.

[TAS5713](http://focus.ti.com/docs/prod/folders/print/tas5713.html)

OSCILLATOR TRIM REGISTER (0x1B)

The TAS5713 PWM processor contains an internal oscillator to support autodetect of I²S clock rates. This reduces system cost because an external reference is not required. Currently, TI recommends a reference resistor value of 18.2 k Ω (1%). This should be connected between OSC_RES and DVSSO.

Writing 0x00 to register 0x1B enables the trim that was programmed at the factory.

Note that trim must always be run following reset of the device.

Table 18. Oscillator Trim Register (0x1B)

(1) Default values are in **bold**.

BKND_ERR REGISTER (0x1C)

When a back-end error signal is received from the internal power stage, the power stage is reset stopping all PWM activity. Subsequently, the modulator waits approximately for the time listed in [Table 19](#page-52-0) before attempting to re-start the power stage.

Table 19. BKND_ERR Register (0x1C)(1)

(1) This register can be written only with a non-reserved value. Also this register can be written once after the reset.
(2) Default values are in **bold**.

(2) Default values are in **bold**.

INPUT MULTIPLEXER REGISTER (0x20)

This register controls the modulation scheme (AD or BD mode) as well as the routing of I²S audio to the internal channels.

Table 20. Input Multiplexer Register (0x20)

(1) Default values are in **bold**.

CHANNEL 4 SOURCE SELECT REGISTER (0x21)

This register selects the channel 4 source.

Table 21. Subchannel Control Register (0x21)

(1) Default values are in **bold**.

PWM OUTPUT MUX REGISTER (0x25)

This DAP output mux selects which internal PWM channel is output to the external pins. Any channel can be output to any external output pin.

Note that channels are encoded so that channel $1 = 0x00$, channel $2 = 0x01$, ..., channel $4 = 0x03$.

Table 22. PWM Output Mux Register (0x25)

(1) Default values are in **bold**.

DRC CONTROL (0x46)

Table 23. DRC Control Register (0x46)

(1) Default values are in **bold**.

(2) Reserved registers should not be accessed.

BANK SWITCH AND EQ CONTROL (0x50)

D31	D30	D ₂₉	D28	D27	D ₂₆	D ₂₅	D24	FUNCTION
0	-	$\overline{}$	-	$\overline{}$	-	-	$\qquad \qquad -$	32 kHz, does not use bank 3(1)
1	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	32 kHz, uses bank 3
$\overline{}$	0	$\overline{}$	-	-	-	-	-	Reserved
-	$\overline{}$	0	$\qquad \qquad -$	$\qquad \qquad -$	$\overline{}$	$\qquad \qquad -$	$\qquad \qquad -$	Reserved
$\overline{}$	$\overline{}$	$\overline{}$	0	-	$\overline{}$	$\qquad \qquad -$	$\overline{}$	44.1/48 kHz, does not use bank $3^{(1)}$
-	-	$\overline{}$	1	$\overline{}$	$\overline{}$	-	-	44.1/48 kHz, uses bank 3
	$\overline{}$	$\overline{}$	$\overline{}$	0	$\overline{}$	-	$\overline{}$	16 kHz, does not use bank 3
-	-	-	-	1	-	-	$\qquad \qquad -$	16 kHz, uses bank $3^{(1)}$
-	—	-	-	-	0	-	-	22.025/24 kHz, does not use bank 3
-	-	-	-	-	1	$\qquad \qquad -$	—	22.025/24 kHz, uses bank 3(1)
-	-	-	-	-	-	0	-	8 kHz, does not use bank 3
-	-	-	-	-	-	1	$\overline{}$	8 kHz, uses bank 3(1)
-	$\overline{}$	-	-	$\qquad \qquad -$	—	-	0	11.025 kHz/12, does not use bank 3
-	—	-	-	-	-	-	1	11.025/12 kHz, uses bank $3^{(1)}$
D ₂₃	D22	D ₂₁	D ₂₀	D19	D ₁₈	D17	D16	FUNCTION
0	$\overline{}$	\equiv	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	\equiv	32 kHz, does not use bank 2(1)
1	$\overline{}$	$\overline{}$	-	$\qquad \qquad -$	$\overline{}$	$\overline{}$	-	32 kHz, uses bank 2
$\overline{}$	1	$\overline{}$	$\qquad \qquad -$	$\overline{}$	$\overline{}$	$\qquad \qquad -$	$\overline{}$	Reserved ⁽¹⁾
-	-	1	$\qquad \qquad -$	$\overline{}$	-	$\qquad \qquad -$	$\overline{}$	Reserved ⁽¹⁾
-	-	$\overline{}$	0	-	-	$\qquad \qquad -$	-	44.1/48 kHz, does not use bank 2
$\qquad \qquad -$	-	$\overline{}$	1	-	$\overline{}$	$\qquad \qquad -$	$\overline{}$	44.1/48 kHz, uses bank 2(1)
-	-	$\overline{}$	$\overline{}$	0	$\overline{}$	-	-	16 kHz, does not use bank 2(1)
$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	1	$\overline{}$	-	$\qquad \qquad -$	16 kHz, uses bank 2
-	-	-	-	—	0	$\qquad \qquad -$	-	22.025/24 kHz, does not use bank $2^{(1)}$
-	-	-	-	-	1	-	$\qquad \qquad -$	22.025/24 kHz, uses bank 2
-	-	-	$\qquad \qquad -$	-	$\overline{}$	0	-	8 kHz, does not use bank 2(1)
-	-	-	-	-	-	1	$\qquad \qquad -$	8 kHz, uses bank 2
-	-	-	-	-	-	-	0	11.025/12 kHz, does not use bank $2^{(1)}$
$\qquad \qquad -$	$\overline{}$	—	-	-	—	$\qquad \qquad -$	$\mathbf{1}$	11.025/12 kHz, uses bank 2
D ₁₅	D14	D13	D12	D11	D ₁₀	D9	D8	FUNCTION
0	$\overline{}$	$\overline{}$	-	-	-	-	$\qquad \qquad -$	32 kHz, does not use bank 1
1	$\overline{}$	$\overline{}$	$\qquad \qquad -$	$\overline{}$	$\overline{}$	$\qquad \qquad -$	$\overline{}$	32 kHz, uses bank 1(1)
$\overline{}$	$\pmb{0}$	$\qquad \qquad -$	$\qquad \qquad -$	$\qquad \qquad -$	$\overline{}$	$\qquad \qquad -$	$\qquad \qquad -$	Reserved
$\overline{}$	-	0	$\overline{}$	$\overline{}$	-	—	$\overline{}$	Reserved
	$\overline{}$	$\overline{}$	0	$\qquad \qquad -$	-	$\qquad \qquad -$	$\overline{}$	44.1/48 kHz, does not use bank 1(1)
-	$\overline{}$	$\qquad \qquad -$	1	$\qquad \qquad -$	$\qquad \qquad -$	$\overline{}$	$\qquad \qquad -$	44.1/48 kHz, uses bank 1
$\overline{}$	$\qquad \qquad -$	$\overline{}$	$\qquad \qquad -$	0	-	$\qquad \qquad -$	$\qquad \qquad -$	16 kHz, does not use bank 1(1)
-	-	-	-	$\mathbf{1}$	-	$\qquad \qquad -$	-	16 kHz, uses bank 1
-	-	-	-	-	0	$\qquad \qquad -$	-	22.025/24 kHz, does not use bank $1^{(1)}$
-	-	-	-	-	1	-	-	22.025/24 kHz, uses bank 1
-	$\qquad \qquad -$	-	-	-	-	0	$\overline{}$	8 kHz, does not use bank 1(1)
-	-	-	-	-	-	1	$\qquad \qquad -$	8 kHz, uses bank 1
-	—	-	-		-	-	0	11.025/12 kHz, does not use bank $1^{(1)}$
	-	-	-		-	-	1	11.025/12 kHz, uses bank 1

Table 24. Bank Switching Command

(1) Default values are in **bold**.

Copyright © 2009–2010, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS637AA&partnum=TAS5713) 57

Table 24. Bank Switching Command (continued)

(2) Default values are in **bold**.

REVISION HISTORY

Texas **ISTRUMENTS**

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jan-2020

*All dimensions are nominal

7 x 7, 0.5 mm pitch QUAD FLATPACK

GENERIC PACKAGE VIEW

PHP 48 TQFP - 1.2 mm max height

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PHP (S-PQFP-G48)

PowerPAD[™] PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. **B.**
- Body dimensions do not include mold flash or protrusion C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

PHP (S-PQFP-G48)

PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters \sqrt{B} Tie strap features may not be present.

PACKAGE OUTLINE PHP0048K PowerPAD HTQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.
- 5. Feature may not be present.

EXAMPLE BOARD LAYOUT

PHP0048K PowerPAD™ HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PHP0048K PowerPAD™ HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

PHP (S-PQFP-G48)

PowerPAD[™] PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. **B.**
- Body dimensions do not include mold flash or protrusion C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

PHP (S-PQFP-G48)

PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed
circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

 \sqrt{B} Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. **B.**
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting options for vias placed in the thermal pad.

PowerPAD is a trademark of Texas Instruments

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale [\(https:www.ti.com/legal/termsofsale.html\)](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated