

DESCRIPTION

The MP1541 is a current mode step up converter intended for small, low power applications. The MP1541 switches at 1.3MHz and allows the use of tiny, low cost capacitors and inductors 2mm or less in height. Internal soft start results in small inrush current and extends battery life. The MP1541 operates from an input voltage as low as 2.5V and can generate 12V at up to 300mA from a 5V supply.

The MP1541 includes under-voltage lockout, current limiting, and thermal overload protection to prevent damage in the event of an output overload. The MP1541 is available in a small 5-pin TSOT23 package or QFN-8 (2mmX2mm) package.

FEATURES


- On Board Power MOSFET
- Uses Tiny Capacitors and Inductors
- 1.3MHz Fixed Switching Frequency
- Internally Compensated
- Internal Soft-Start
- Operates with Input Voltage as Low as 2.5V and Output Voltage as High as 22V
- 12V at 300mA from 5V Input
- UVLO, Thermal Shutdown
- Internal Current Limit
- Available in a TSOT23-5 Package or QFN-8 (2mmX2mm) Package


APPLICATIONS

- Camera Phone Flash
- Handheld Computers and PDAs
- Digital Still and Video Cameras
- External Modems
- Small LCD Displays
- White LED Driver

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





© 2017 MPS. All Rights Reserved.



ORDERING INFORMATION

Part Number	Package	Top Marking
MP1541DJ*	TSOT23-5	Saa Palaw
MP1541GG**	QFN-8 (2mmX2mm)	See Below

* For Tape & Reel, add suffix –Z (e.g. MP1541DJ–Z)
For RoHS compliant packaging, add suffix –LF (e.g. MP1541DJ–LF–Z)

** For Tape & Reel, add suffix –Z (e.g. MP1541GG–Z)

TOP MARKING (MP1541DJ)

B3YW

B3: product code of MP1541DJ

Y: year code W: week code

TOP MARKING (MP1541GG)

GVY


LLL

GV: product code of MP1541GG

Y: year code LLL: lot number



PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

SW Pin	0.3V to 25V
All Other Pins	–0.3V to 6.5V
Junction Temperature	150°C
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
TSOT23-5	0.47W
QFN-8 (2mmx2mm)	1.56W
Lead Temperature	260°C
Storage Temperature	

Recommended Operating Conditions (3)

Supply Voltage V _{IN}	2.5V to 6V
Output Voltage V _{OUT}	3V to 22V
Operating Temperature	40°C to +85°C
Maximum Junction Temp. (T	1) +125°C

Thermal Resistance ⁽⁴⁾	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$
TSOT25	220	. 110 °C/W
QFN-8 (2mmX2mm)	80	16 °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J(MAX)$, the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_D(MAX)=(T_J(MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating range.
- 4) Measured on JESD51-7 4-layer board.

© 2017 MPS. All Rights Reserved.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = V_{EN} = 5V$, $T_A = +25$ °C unless otherwise specified.


Parameters	Symbol	Condition	Min	Тур	Max	Units
Operating Input Voltage	V _{IN}		2.5		6	V
Undervoltage Lockout				2.25	2.45	V
Undervoltage Lockout Hysteresis				92		mV
Supply Current (Shutdown)		V _{EN} = 0V		0.1	1	μA
Supply Current (Quiescent)		V _{FB} = 1.3V		635	850	μA
Switching Frequency	f _{SW}		1.0	1.3	1.6	MHz
Maximum Duty Cycle		V _{FB} = 0V	80	85		%
EN Threshold		V _{EN} Rising	1.0	1.3	1.6	V
EN Threshold		V _{EN} Rising, V _{IN} = 2.5V		1.1		V
EN Hysteresis				100		mV
EN Input Bias Current		V _{EN} = 0V, 6V			1	μA
FB Voltage	V_{FB}		1.21	1.25	1.29	V
FB Input Bias Current		V _{FB} = 1.25V	-100	-30		nA
SW On-Resistance (5)	R _{DS (ON)}			0.65		Ω
SW Current Limit (5)				1.9		Α
SW Leakage		V _{SW} = 15V			1	μA
Thermal Shutdown (5)				160		°C


Note:


⁵⁾ Guaranteed by design.





TYPICAL PERFORMANCE CHARACTERISTICS
















PIN FUNCTIONS

Pir	ı #	Name	Function		
TSSOT	QFN	Name			
1	8	SW	Power Switch Output. SW is the drain of the internal MOSFET switch. Connect the power inductor and output rectifier to SW. SW can swing between GND and 22V.		
2	1,4	GND	Ground.		
3	5	FB	Feedback Input. FB voltage is 1.25V. Connect a resistor divider to FB.		
4	3	EN	Regulator On/Off Control Input. A high input at EN turns on the converter, and a low input turns it off. When not used, connect EN to the input source for automatic startup. The EN pin cannot be left floating.		
5	2	IN	Input Supply Pin. Must be locally bypassed.		
N.A	6,7	N/C	Do not connect. Reserved for factory use.		

OPERATION

The MP1541 uses a fixed frequency, peak current mode boost regulator architecture to regulate voltage at the feedback pin. The operation of the MP1541 can be understood by referring to the block diagram of Figure 1. At the start of each oscillator cycle the MOSFET is turned on through the control circuitry. To prevent sub-harmonic oscillations at duty cycles greater than 50 percent, a stabilizing ramp is added to the output of the current sense amplifier and the result is fed into the negative input of the PWM comparator. When this voltage equals the output voltage of the error amplifier the power MOSFET is turned off. The voltage at the output of the error amplifier is an

amplified version of the difference between the 1.25V bandgap reference voltage and the feedback voltage. In this way the peak current level keeps the output in regulation. If the feedback voltage starts to drop, the output of the error amplifier increases. This results in more current to flow through the power MOSFET, thus increasing the power delivered to the output.

The MP1541 has internal soft start to limit the amount of input current at startup and to also limit the amount of overshoot on the output. The current limit is increased by a fourth every $40\mu s$ giving a total soft start time of $120\mu s$.




Figure 1—Functional Block Diagram



APPLICATIONS INFORMATION

COMPONENT SELECTION

Setting the Output Voltage

Set the output voltage by selecting the resistive voltage divider ratio. Use $11.8k\Omega$ for the low-side resistor R2 of the voltage divider. Determine the high-side resistor R1 by the equation:

$$R1 = \frac{R2 \left(V_{OUT} - V_{FB} \right)}{V_{FB}}$$

where V_{OUT} is the output voltage.

For R2 = $11.8k\Omega$ and V_{FB} = 1.25V, then

R1 (k Ω) = 9.44k Ω (V_{OUT} – 1.25V).

Selecting the Input Capacitor

An input capacitor is required to supply the AC ripple current to the inductor, while limiting noise at the input source. This capacitor must have low ESR, so ceramic is the best choice.

Use an input capacitor value of 4.7µF or greater. This capacitor must be placed physically close to the IN pin. Since it reduces the voltage ripple seen at IN, it also reduces the amount of EMI passed back along that line to the other circuitry.

Selecting the Output Capacitor

A single $4.7\mu F$ to $10\mu F$ ceramic capacitor usually provides sufficient output capacitance for most applications. If larger amounts of capacitance is desired for improved line support and transient response, tantalum capacitors can be used in parallel with the ceramic. The impedance of the ceramic capacitor at the switching frequency is dominated by the capacitance, and so the output voltage ripple is mostly independent of the ESR. The output voltage ripple V_{RIPPLE} is calculated as:

$$V_{RIPPLE} = \frac{I_{LOAD}(V_{OUT} - V_{IN})}{V_{OUT} \times C2 \times f_{SW}}$$

Where V_{IN} is the input voltage, I_{LOAD} is the load current, C2 is the capacitance of the output capacitor, and f_{SW} is the 1.3MHz switching frequency.

Selecting the Inductor

The inductor is required to force the output voltage higher while being driven by the lower

input voltage. Choose an inductor that does not saturate at the SW current limit. A good rule for determining the inductance is to allow the peak-to-peak ripple current to be approximately 30%-50% of the maximum input current. Make sure that the peak inductor current is below 75% of the typical current limit at the duty cycle used to prevent loss of regulation due to the current limit variation.

Calculate the required inductance value L using the equations:

$$\begin{split} L &= \frac{V_{IN}(V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times \Delta I} \\ I_{IN(MAX)} &= \frac{V_{OUT} \times I_{LOAD(MAX)}}{V_{IN} \times \eta} \\ \Delta I &= \left(30\% - 50\%\right) I_{IN(MAX)} \end{split}$$

Where $I_{\text{LOAD(MAX)}}$ is the maximum load current, ΔI is the peak-to-peak inductor ripple current, and η is efficiency. For the MP1541, 4.7 μH is recommended for input voltages less than 3.3V and $10\mu H$ for inputs greater than 3.3V.

Selecting the Diode

The output rectifier diode supplies current to the inductor when the internal MOSFET is off. To reduce losses due to diode forward voltage and recovery time, use a Schottky diode. Choose a diode whose maximum reverse voltage rating is greater than the maximum output voltage. For output voltage less than 20V, it is recommended to choose the MBR0520 for most applications. This diode is used for load currents less than 500mA. If the average current is more than 500mA the Microsemi UPS5817 is a good choice.



Compensation

The MP1541 uses an amplifier to compensate the feedback loop rather than a traditional transconductance amplifier like most current mode regulators. Frequency compensation is provided by an internal resistor and capacitor along with an external resistor. The system uses two poles and one zero to stabilize the control loop. The poles are f_{P1} set by the output capacitor and load resistance, and f_{P2} set by the internal compensation capacitor Cc, the gain of the error amplifier and the resistance seen looking out at the feedback node R_{EQ} . The zero f_{Z1} is set internally around 20kHz. These are determined by the equations:

$$f_{P1} = \frac{1}{\pi \times C2 \times R_{LOAD}}$$

$$f_{P2} = \frac{1}{2 \times \pi \times (7.9 \times 10^{-9}) \times R_{EQ}}$$

$$f_{Z1} = 20kHz$$

Where R_{LOAD} is the load resistance and R_{EQ} is:

$$R_{EQ} = R3 + \frac{(R1 \times R2)}{(R1 + R2)}$$

Where R1, R2, and R3 are seen in Figure 2.

The DC loop gain is:

$$A_{VDC} = 500 * \frac{V_{IN} * R_{LOAD} * V_{FB}}{{V_{OUT}}^2}$$

There is also a right-half-plane zero (f_{RHPZ}) that exists in all continuous mode (inductor current does not drop to zero on each cycle) step up converters. The frequency of the right half plane zero is:

$$f_{RHPZ} = \frac{V_{IN}^{2} \times R_{LOAD}}{2 \times \pi \times L \times V_{OUT}^{2}}$$

To stabilize the regulation control loop, the crossover frequency (the frequency where the loop gain drops to 0dB or a gain of 1, indicated as $f_{\rm C}$) should be at least one decade below the right-half-plane zero and should be at most 75kHz. $f_{\rm RHPZ}$ is at its lowest frequency at maximum output load current ($R_{\rm LOAD}$ is at a minimum) and minimum input voltage.

For the MP1541 it is recommended that a $47k\Omega$ to $100k\Omega$ resistor be placed in series with the FB pin and the resistor divider as seen in Figure 2. For most applications this is all that is needed for stable operation. If greater phase margin is needed a series resistor and capacitor can be placed in parallel with the high-side resistor R1 as seen in Figure 2. The pole and zero set by the lead-lag compensation network are:

$$f_{P3} = \frac{1}{2 \times \pi \times C3 \times \left(R4 + \frac{1}{\frac{1}{R1} + \frac{1}{R2} + \frac{1}{R3}}\right)}$$

$$f_{Z2} = \frac{1}{2 \times \pi \times C3 \times (R1 + R4)}$$

LAYOUT CONSIDERATIONS

High frequency switching regulators require very careful layout for stable operation and low noise. All components must be placed as close to the IC as possible. Keep the path between L1, D1, and C2 extremely short for minimal noise and ringing. C1 must be placed close to the IN pin for best decoupling. All feedback components must be kept close to the FB pin to prevent noise injection on the FB pin trace. The ground return of C1 and C2 should be tied close to the GND pin. See the MP1541 demo board layout for reference.

© 2017 MPS. All Rights Reserved.



TYPICAL APPLICATION CIRCUITS




Figure 2—V_{IN} = 5V, V_{OUT} = 12V, I_{OUT} = 300mA Boost Circuit






Figure 3—Typical Application Circuit for Driving Flashlight LEDs (20mA Torch Current, 100mA Flash Current)



PACKAGE INFORMATION


TSOT23-5






TOP VIEW


RECOMMENDED LAND PATTERN







SIDE VIEW



DETAIL A


NOTE:


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.



PACKAGE INFORMATION


QFN-8 (2mmX2mm)






TOP VIEW


BOTTOM VIEW



SIDE VIEW



DETAIL A



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VCCD-3.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.