SN54150, SN54151A, SN54LS151, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

DECEMBER 1972-REVISED MARCH 1988

- '150 Selects One-of-Sixteen Data Sources
- Others Select One-of-Eight Data Sources
- All Perform Parallel-to-Serial Conversion
- All Permit Multiplexing from N Lines to One Line
- Also For Use as Boolean Function Generator
- Input-Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL Circuits


	TYPICAL AVERAGE	TYPICAL
TYPE	PROPAGATION DELAY TIME	POWER
	DATA INPUT TO W OUTPUT	DISSIPATION
150	13 ns	200 mW
151A	8 ns	145 mW
'LS151	13 ns	30 mW
'S151	4.5 ns	225 mW

description

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select the desired data source. The '150 selects one-of-sixteen data sources; the '151A, 'LS151, and 'S151 select one-of-eight data sources. The '150, '151A, 'LS151, and 'S151 have a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output (as applicable) low.


The '150 has only an inverted W output; the '151A, 'LS151, and 'S151 feature complementary W and Y outputs.

The '151A and '152A incorporate address buffers that have symmetrical propagation delay times through the complementary paths. This reduces the possibility of transients occurring at the output(s) due to changes made at the select inputs, even when the '151A outputs are enabled (i.e., strobe low).




SN54151A, SN54LS151, SN54S151 . . . J OR W PACKAGE SN74151A . . . N PACKAGE

SN74LS151, SN74S151 . . . D OR N PACKAGE




SN54LS151, SN54S151 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

SN54150, SN54151A, SN54LS151, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

logic symbols†



	1
G (7) EN MUX EN (10) B (10) C (9) D0 (3) D1 (2) C2 (1) D3 (16) C4) C5 (13) C6 (14) C7 (14) C7 (15) C8 (17) C9 (17) C9 (18) C9	(6) W

'150 FUNCTION TABLE

		INI	PUT	S	ОПТРИТ
	SEL	ECT		STROBE	w
D	С	В	_A	Ğ	**
Х	X	Х	Х	н	н
L	L	L	L	L	ΕÖ
L	L	L	H	L	E1
L	L	H	L	L	E2
L	L	Н	н	L	Ē3
L	Н	L	L	Ļ	Ē4
L	Н	L	Η :	L	E5
L	Н	Н	L	L	<u>E6</u>
L	н	Н	н	L	E7
н	L	L	Ł	L	€8
н	L	L	H	L	Ē9
Н	L	н	L	L	E10
н	L	н	н	L	E11
н	н	L	L	L	E12
н	Н	L	н	L	E13
н	Н	Н	L	L	<u> </u>
н	н	н	н	L	E15

'151A, 'LS151, 'S151 FUNCTION TABLE

	H	NPUT	S	OUTPUTS		
S	ELEC	:Т	STROBE	v	w	
С	В	A	Ğ	*	**	
Х	Х	Х	Н	L	Н	
L	L	L	L	DO	<u>50</u>	
L	L	Н	L	D1	D1	
L	Н	Ł	L	D2	02	
L	н	Н	L	D3	D 3	
н	L	L	L	D4	D4	
Н	L	H	L	D5	D5	
н	н	L.	L	D6	D6	
Н	Н	н	L	D7	D7	


H = high level, L = low level, X = irrelevant


 $\overline{E0}$, $\overline{E1}$. . . $\overline{E15}$ = the complement of the level of the respective E input


DO, D1 . . . D7 = the level of the D respective input


[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are D, J, N, and W packages.


schematics of inputs and outputs











SN54150, SN54151A, SN74150, SN74151A DATA SELECTORS/MULTIPLEXERS

recommended operating conditions

		SN54'			SN74'		
<u></u> _	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		-	-800			-800	μА
Law-level output current, IQL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	.c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	CA CAMPTED	TEST CONDITIONS		′150				'151A		I UNIT
	PARAMETER	TEST CONDITI	UNS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNII
VιΗ	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.8			0.8	>
Vik	Input clamp voltage	VCC = MIN. II =	-8 mA			- 1.5			-1.5	V
∨он	High-level output voltage	$V_{CC} = MIN, V_{IH}$ $V_{IL} = 0.8 \text{ V}, I_{OH}$	1	2.4	3.4		2.4	3.4		٧
VOL	Low-level output voltage	$V_{CC} = MIN, V_{IH}$ $V_{IL} = 0.8 \text{ V}, I_{OL}$			0.2	0.4		0.2	0.4	>
11	Input current at maximum input voltage	VCC = MAX, VI =	5.5 V			1 ,			1	mΑ
l _{lH}	High-level input current	VCC = MAX, VI =	2.4 V			40			40	μА
l _{IL}	Low-level input current	V _{CC} = MAX, V _I =	0.4 V		·	-1.6			-1.6	mA
		V MAY	SN54'	- 20		- 55	- 20		- 55	
los	Short-circuit output current ³	VCC = MAX	SN74'	- 18		- 55	- 18		- 55	mA
lcc	Supply current	VCC = MAX, See N	lote 3		40	68		29	48	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, VCC = 5 V, TA = 25°C

	FROM	TO	TEST		150			151/	4	
PARAMETER*	(INPUT)	(OUTPUT)	CONDITIONS	MIN .	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	A, B, or C	Y						25	38	
^t PHL	(4 levels)	,						25	38	пş
tPLH	A, B, C, or D	W			23	35		17	26	ns
tPHL	HL (3 levels)				22	33		19	30	115
tPLH	Strobe G	Y	Y C _L = 15 ρF, R _L = 400 Ω,					21	33	ns
tPHL	Strone G							22	33	113
tPLH	Strobe G	W	See Note 4 i		15.5	24		14	21	7.0
tPHL_	Strope G	26 1	000 1900 7		21	30		15	23	ns.
†PLH	DO thru D7	Y						13	20	
^Ţ PHŁ	Do tilra D7							18	27	ns
tPLH	E0 thru E15, or	W			8.5	14		8	14	
tPHL	D0 thru D7	.,			13	20		8	14	ns

 $[\]P_{\text{tpLH}} = \text{propagation delay time, low-to-high-level output}$ $\text{tp}_{\text{HL}} = \text{propagation delay time, high-to-low-level output}$

[†] All typical values at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

Not more than one output of the '151A should be shorted at a time.

NOTE 3: ICC is measured with the strobe and data select inputs at 4.5 V, all other inputs and outputs open.

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

recommended operating conditions

	S	SN54LS151			SN74LS151			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	ხ,ხ	4.75	5	5.25	٧	
High-level output current, IOH			-400			-400	μА	
Low-level output current, IOL			4			8	mA	
Operating free-air temperature, TA	-65		125	0		70	C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	s	N54LS1	51	s	N74LS1	51	LIALIT
	PARAIVIE I ER	TEST CONDITIONS		ΤΥ₽ [‡]	MAX	MIN	TYP‡	MAX	UNIT
VιΗ	High-level input voltage		2	•		2			٧
V_{IL}	Low-level input voltage				0.7			0.B	٧
Vik	Input clamp voltage	V _{CC} - MIN, I _I = -18 mA	İ		- 1.5			-1.5	٧
Vон	High-level output voltage	V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = V_{IL} max, I_{OH} = -400 μ A	2.5	3,4		2.7	3.4		٧
VoL	Low-level output voltage	V_{CC} = MIN, V_{IH} = 2 V, I_{OL} = 4 mA V_{IL} = V_{IL} max I_{OL} = 8 mA		0.25	0.4		0.25 0.35	0.4	٧
l _į	Input current at maximum input voltage	$V_{CC} = MAX, V_{\uparrow} = 7 \text{ V}$			0.1	,		0.1	mA
ΉΗ	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V	1		20			20	μ Α
I _I L	Low-level input current	$V_{CC} = MAX$, $V_{I} = 0.4 \text{ V}$			-0.4			-0.4	mΑ
los	Short-circuit output current§	V _{CC} = MAX	- 20		- 100	- 20		- 100	mΑ
lcc	Supply current	V _{CC} = MAX, Outputs open, All inputs at 4.5 V		6.0	10		6.0	10	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A 25 ^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
[†] PLH	A, B, or C	Y			27	43	
^t PHL	(4 levels)	, , , , , , , , , , , , , , , , , , ,			18	30	ns
tPLH	A, B, or C	W			14	23	
tPHL	(3 levels)				20	32	ns
^t PLH	Strobe G	Y	$C_L = 15 \text{ pF},$ $R_L - 2 \text{ k}\Omega,$		26	42	ns 1 ns
t _{PHL}	2 Strope G	1			20	32	
t _{PLH}	Strobe G	W				15	
tpHL	Strone G	VV	See Note 4		18	30	
t _{PLH}]		20	32	
tpHL	Any D	Y	İ		16	26	ns
t P LH	A D	w			13	21	
[†] PHL	Any D	vv			12	20	ns

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. $^{\$}$ Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

[¶]tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

SN54S151, SN74S151 DATA SELECTORS/MULTIPLEXERS

recommended operating conditions

	S	SN54S151			SN74S151			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	ν	
High-level output current, IOH			-1			-1	mA	
Low-level output current, IOL			20			20	mΑ	
Operating free-air temperature, TA	55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
Vik	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.2	V
	High level output unitage	V _{CC} = MIN, V _{IH} = 2 V,	SN54S151	2.5	3.4		.,
νон	High-level output voltage	VIL = 0.8 V, IOH = -1 mA	SN74S151	2.7	3.4		٧
VOL	Level and autout valtage	VCC = MIN, VIH = 2 V.				0.5	v
VOL	Low-level output voltage	V _{IL} = 0.8 V, I _{OL} = 20 mA	İ			0.5	'
1 ₁	Input current at maximum input voltage	VCC = MAX, V1 = 5.5 V				1	mA
ΉН	High-level input current	V _{CC} = MAX, V _I = 2.7 V				50	μА
1 _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-2	mA
los	Short-circuit output current §	V _{CC} = MAX		-40		-100	mA
¹cc	Supply current	VCC = MAX, All inputs at 4.5 V,			45	70	mA
.00		All outputs open			40	/0	MA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

switching characteristics, V_{CC} = 5 V. T_A 25 °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	A, B, or C	Y	•		12	18	
[†] PHL	(4 levels)	ı	ļ		12	18	ns
tPLH	A, B, or C	w	1		10	15	
[†] PHL	(3 levels)				9	13.5	ns
tPLH	Any D	Y	C _L = 15 pF,		8	12	
[‡] PHL	Ally D				8	12	ns
tpLH	Any D	w	R _L = 280 kΩ, See Note 4		4.5	7	
tPHL	T AIRY D	VV	See Note 4		4.5	7	ns
tpLH	Strobe G	Y]		11	16.5	
[‡] PHL	311006 G	Ţ	[12	18	ns
^t PLH	Strobe G	W			9	13	
tPHL	- Strobe G				8.5	12	กร

TtpLH = propagation delay time, low-to-high-level output



 $[\]ddagger$ All typical values are at \lor CC = 5 \lor , \lnot A = 25°C. \ddagger Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL - propagation delay time, high-to-low-level output
NOTE 4: Load circuits and voltage waveforms are shown in Section 1.





13-Mar-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
76010012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76010012A SNJ54LS 151FK	Samp
7601001EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samp
7601001EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samj
JM38510/07901BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07901BEA	Sam
JM38510/07901BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07901BFA	Sam
JM38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Sam
JM38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Sam
JM38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30901BEA	Sam
JM38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30901BEA	Sam
JM38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30901BFA	Sam
JM38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30901BFA	Sam
M38510/07901BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07901BEA	Sam
M38510/07901BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07901BFA	Sam
M38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Sam
M38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Sam
M38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30901BEA	Sam
M38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/	Sam





www.ti.com

13-Mar-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Diawing		Giy	(2)	(6)	(3)		(4/5) 30901BEA	
M38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30901BFA	Samples
M38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	-55 to 125 JM38510/ 30901BFA	
SN54LS151J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS151J	Samples
SN54LS151J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS151J	Samples
SN54S151J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54S151J	Samples
SN74LS151D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Samples
SN74LS151D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Samples
SN74LS151DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Samples
SN74LS151DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Samples
SN74LS151N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Samples
SN74LS151N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Samples
SN74LS151NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Samples
SN74LS151NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Samples
SN74LS151NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS151	Samples
SN74LS151NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS151	Samples
SNJ54LS151FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76010012A SNJ54LS 151FK	Samples
SNJ54LS151FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76010012A SNJ54LS 151FK	Samples



PACKAGE OPTION ADDENDUM

13-Mar-2020

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ54LS151J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samples
SNJ54LS151J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samples
SNJ54S151J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54S151J	Samples
SNJ54S151W	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54S151W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

13-Mar-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS151, SN74LS151:

• Catalog: SN74LS151

• Military: SN54LS151

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS151DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS151NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS151DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS151NSR	SO	NS	16	2000	367.0	367.0	38.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated