

## Si3474 Data Sheet

# Up to four 802.3bt or eight 802.3at Ethernet Port PoE PSE Controllers

The Si3474 is a fully programmable, 50 to 57 V power management controller for IEEE 802.3af, 802.3at, and 802.3bt compliant Power Sourcing Equipment (PSE). Designed for use in PSE endpoints (switches), the Si3474 integrates eight independent ports, each with the IEEE-required powered device (PD) detection and classification functionality. When used in 802.3af/802.3at (two-pair power) mode each PSE port supports one Ethernet connection, for a total of eight PoE Ethernet connections. 802.3bt operation (four-pair power) uses two PSE ports per Ethernet connection, for a total of four PoE Ethernet connections.

In addition, the Si3474 features a fully-programmable architecture that enables powered device (PD) disconnect using dc-sense algorithms, a robust multipoint detection algorithm, software configurable per-port current and voltage monitoring, and programmable current limits to support the IEEE 802.3af, 802.3at, and 802.3bt standards. Intelligent protection circuitry includes input undervoltage detection, output current limit, and short-circuit protection. The Si3474 operates autonomously or by host processor control through a two wire, I<sup>2</sup>C compatible serial interface. An interrupt pin is used to alert the host processor of various status and fault conditions.

#### **Applications**

- IEEE 802.3af, 802.3at, and 802.3bt Power Sourcing Equipment (PSE)
- · Power over Ethernet Switches
- · IP Phone Systems
- · Smartgrid Switches
- · Ruggedized and Industrial Switches

#### **KEY FEATURES**

- Octal-Port Power Sourcing Equipment (PSE) controller
- IEEE 802.3af, 802.3at, and 802.3bt compliant
- Autonomous or I<sup>2</sup>C host interface
- Emergency Shutdown support with port priority control
- Adds enhanced features for maximum design flexibility:
  - · Per-port current and voltage monitoring
  - · Multi-point detection
  - Programmable power MOSFET gate drive control
  - Configurable watchdog timer enables failsafe operation
- · Maskable interrupt pin
- Comprehensive fault protection circuitry includes:
  - · Power undervoltage lockout
  - Output current limit and short-circuit protection
  - · Thermal overload detection
- Extended operating temp range: –40 to +85 °C
- 56-pin, 8 x 8 mm QFN package (RoHScompliant)

#### 1. Ordering Guide

Table 1.1. Si3474 Ordering Guide

Ordering Part Number <sup>1</sup>	Product Revision	Current Sense Resistor <sup>2</sup>	Package	Temperature Range (Ambient)
Si3474A-A01-IM	A01	255 mΩ	56-pin, 8 x 8 mm QFN RoHS-compliant	–40 to 85 °C
Si3474B-A01-IM	A01	200 mΩ	56-pin, 8 x 8 mm QFN RoHS-compliant	–40 to 85 °C

#### Note:

- 1. Add an "R" to the end of the part number for tape and reel option (e.g., Si3474A or Si3474A-A01-IMR).
- 2. Options include industry-standard 255 m $\Omega$  or more thermally efficient 200 m $\Omega$  sense resistor.

## **Table of Contents**

Ordering Guide	. :	2
Functional Description	. (	6
2.1 Overview		6
2.2 Functional Block Diagram		6
2.3 Operational Modes		6
· ·		
2.8 Powered States	.1	4
2.9 Event Handling	.1	9
2.10.1 AUTO Pin Autonomous Mode	.2	0
2.10.2 I <sup>2</sup> C Autonomous Mode	.2	0
·		
2.11.1 Emergency Shutdown Feature	.2	1
Typical Application Example	2	6
Register Map	2	7
4.1 INTERRUPT Register (Address 0x00)	.3	4
4.2 INTERRUPT_MASK Register (Address 0x01)	.3	5
4.3 Event Registers	.3	7
4.4 POWER Event and POWER Event CoR (Address 0x02, 0x03)	.3	8
4.5 CLASS_DETECT_EVENT and CLASS_DETECT_EVENT CoR (0x04, 0x05)	.3	9
	Functional Description. 2.1 Overview . 2.2 Functional Block Diagram 2.3 Operational Modes 2.3.1 Autonomous Mode 2.3.2 Semi-Autonomous Mode 2.3.3 Manual Mode 2.4 Host Interface 2.5 Reset and Initialization 2.6 Semi-Auto Detection, Connection Check, and Class Probe 2.7 Powering Up. 2.7.1 Power Demotion 2.7.2 Final Detection, Connection Check, and Class Probe 2.7.3 Class Power On 2.8 Powered States 2.8.1 FET On Status 2.8.2 Inrush Period 2.8.3 Power Good State 2.8.4 Autoclass 2.8.5 Current Limit and Voltage Foldback 2.9 Event Handling 2.10 Autonomous Operation 2.10.1 AUTO Pin Autonomous Mode 2.10.2 I <sup>2</sup> C Autonomous Mode 2.10.2 I <sup>2</sup> C Autonomous Mode 2.11 OSS Operation 2.11.1 Emergency Shutdown Feature 2.12 I <sup>2</sup> C Interface 2.12.1 I <sup>2</sup> C Protocol 2.13 Bootloader 2.13.1 Updating Si3474 Flash Typical Application Example Register Map 4.1 INTERRUPT Register (Address 0x00) 4.2 INTERRUPT Register (Address 0x00) 4.3 Event Registers 4. POWER Event and POWER Event CoR (Address 0x02, 0x03) 4.5 CLASS_DETECT_EVENT and CLASS_DETECT_EVENT CoR (0x04, 0x05)	Ordering Guide         Functional Description.         2.1 Overview.         2.2 Punctional Block Diagram           2.3 Operational Modes         2.3.1 Autonomous Mode         2.3.2 Semi-Autonomous Mode           2.3.3 Manual Mode         2.3.3 Manual Mode         2.4 Host Interface           2.4 Host Interface         2.5 Reset and Initialization         1.2 Semi-Auto Detection, Connection Check, and Class Probe         1.1 Semi-Auto Detection, Connection Check, and Class Probe         1.2 Prower Demotion         1.2 Prower Demotion

4.7 ILIM_START_FAULT and ILIM_START_FAULT COR (0x08, 0x09)
4.8 SUPPLY_EVENT and SUPPLY_EVENT CoR (0x0A, 0x0B)
4.9 POWER_ON_FAULT and POWER_ON_FAULT CoR (0x24, 0x25)
4.10 CLASS_DETECT_STATUS Registers (0x0C-0x0F)
4.11 PORT_POWER_STATUS Register (0x10)
4.12 PORT_MODE (0x12)
4.13 DISCONNECT_ENABLE (0x13)
4.14 DETECT_CLASS_ENABLE (0x14)
4.15 POWER_PRIORITY_PCUT_DISABLE (0x15)
4.16 TIMING_CONFIG (0x16)
4.17 MISC (0x17)
4.18 PB_DETECT_CLASS (0x18)
4.19 PB_POWER_ENABLE (0x19)
4.20 PB_RESET (0x1A)
4.21 VENDOR_ID (0x1B), FIRMWARE_REVISION (0x41), CHIP_REVISION (0x43)
4.22 AUTOCLASS_CONNECTION_CHECK (0x1C)
4.23 PORT1_POLICE_2P to PORT4_POLICE_2P, PORT12_POLICE_4P, PORT34_POLICE_4P (0x1E – 0x21, 0x2A, 0x2B)
4.24 PORT_REMAP (0x26)
4.25 PORTn_MULTIBIT_PRIORITY (0x27, 0x28)
4.26 POWER_ALLOCATION (0x29)
4.27 TEMPERATURE (0x2C)
4.28 ILIM_PCUT_DISCONNECT_4P (0x2D)
4.29 Parametric Measurement Registers (0x2E – 0x3F)
4.30 VPWR, PORT1_VOLTAGE, PORT2_VOLTAGE, PORT3_VOLTAGE, PORT4_VOLTAGE (0x2E/ 0x2F, 0x32/0x33, 0x36/0x37, 0x3A/0x3B, 0x3E/0x3F)
4.31 PORT1_CURRENT, PORT2_CURRENT, PORT3_CURRENT, PORT4_CURRENT (0x30/0x31, 0x34/0x35, 0x38/0x39, 0x3C/0x3D)
4.32 MAX_ILIM_MANUAL_POLICE (0x40)
4.33 I2C_WATCHDOG (0x42)
4.34 DETECT_RESISTANCE (0x44 – 0x47)
4.35 DETECT_CAPACITANCE (0x48 – 0x4B)
4.36 CLASS_RESULTS (0x4C – 0x4F)
4.37 AUTOCLASS_CONTROL (0x50)
4.38 PORT1_AUTOCLASS_RESULTS, PORT2_AUTOCLASS_RESULTS, PORT3_AUTOCLASS_RESULTS, PORT4_AUTOCLASS_RESULTS (0x51 - 0x54)
4.39 ALTERNATIVE_FOLDBACK (0x55)
4.40 FLASH REGISTERS (0x5F – 0x63)
Flectrical Characteristics Si3474

6. Pin Descriptions					•							•		76
7. Package Outline: 56-Pin QFN														79
8. Land Pattern														81
9. Top Marking														83
10. Revision History														84

#### 2. Functional Description

#### 2.1 Overview

Integrating a high-performance microcontroller with high-resolution A/D and D/A capabilities, along with eight independent, high-voltage PSE port interfaces, the Si3474 enables an extremely flexible solution for virtually any PoE switch application. The Si3474 integrates all PSE controller functions needed for an octal-port PoE design.

The Si3474 includes many additional features that can be individually enabled or disabled by programming the extended register set appropriately.

- · Per-port current / voltage monitoring and measurement
- · Multipoint detection algorithms
- · Programmable gate drive for external MOSFETs
- Watchdog timer (WDT)

#### 2.2 Functional Block Diagram




Figure 2.1. Si3474 Functional Block Diagram

#### 2.3 Operational Modes

The Si3474 has three different operating modes: Autonomous, Semi-Autonomous, and Manual, plus one non-operating mode, Shutdown. The appropriate operating mode can be chosen depending on system requirements, such as whether the PSE system is power-constrained, whether the PSE system has a power manager host, or whether the PSE system must identify any power-non-conforming PD loads.

#### 2.3.1 Autonomous Mode

Autonomous Mode should only be used in PSE systems where there is enough power to power all ports simultaneously to their total allocated power. In other words, Autonomous Mode can only be used in non-power constrained PSE systems. In Autonomous mode, the Si3474 will automatically detect, classify and power on ports that present a valid PD signature without any external host interaction.

There are two methods to place the Si3474 into Autonomous mode. One method is to configure the AUTO pin using an external voltage and power cycling the Si3474. The following types of systems are suitable for AUTO pin Autonomous Mode:

- Homogenous ports configuration. For each Si3474, all ports must be configured as either four-pair powered ports (4P) or all ports configured as two-pair powered ports (2P).
- Each port must have the same Power Allocation setting.
- PSE system must be able to supply sufficient VPWR current to all ports under maximum loading.

The second method is to an external host processor to configure and start the Autonomous Mode through the I<sup>2</sup>C registers. For systems whose ports are not homogenous or if the ports are to have different power allocations, use I<sup>2</sup>C Autonomous Mode instead of the AUTO pin. Whether Autonomous Mode is invoked by the AUTO pin or by the I<sup>2</sup>C interface, the I<sup>2</sup>C register interface remains active so an external host processor can poll the event registers, for example, to control indicator LEDs.

For more details on autonomous operation, refer to 2.10.1 AUTO Pin Autonomous Mode and 2.10.2 I<sup>2</sup>C Autonomous Mode.

#### 2.3.2 Semi-Autonomous Mode

In PSE systems with high port counts, rarely is there a PSE system power supply that is capable of powering all ports to their maximum load simultaneously. The Si3474 I<sup>2</sup>C register interface is designed to accommodate a host processor to act as a power manager that can choose or deny PD power requests as new PD loads are attached. In these systems, the Si3474 controller performs low level PoE protocols with the PD loads and provides real-time fault monitoring and power consumption measurements required by the external host processor to perform power management. For these hosted, power-constrained systems, the Si3474 operates in Semi-Autonomous mode.

#### 2.3.3 Manual Mode

Manual mode is special case of Semi-Autonomous mode where the external host processor forces a condition on the port(s) that bypasses the low-level PoE protocol. For example, forcing a port to power on a PD load immediately without exercising detection and classification protocol. As such, manual mode should be used for diagnostic or debug purposes only.

#### 2.4 Host Interface

The Si3474 communicates with the host processor through an I<sup>2</sup>C interface using:

- Registers
- Events
- Pushbuttons

In this data sheet, register names, fields and bits are listed in all capitals. Some have prefixes such as PORTn\_ or PORTnm\_. The PORTn\_ describes attributes that are associated with 2P ports. The prefix PORTnm\_ applies to attributes associated with 4P ports. Some registers are global to the entire Si3474. Some registers are associated with one set of four 2P ports (quad). The Si3474 has two quads and the second set of four 2P ports are accessed in the same register but through the alternate I<sup>2</sup>C address. Refer to 4. Register Map for a complete listing of registers.

During operation, the Si3474 monitors global conditions such as temperature and supply voltage, and some conditions that are associated with the individual PoE ports. When an event occurs, the Si3474 will drive the INTb pin low. The host processer will then read the INTERRUPT register and decode what event has occurred. The Si3474 drives the INTb low until the appropriate Clear-on-Read (CoR) register is read by the host processor.

There are some events in which cause the Si3474 to take immediate action without instructions from the host, and there are some that are intended to be indicators to allow the host processor to take desired actions as its role being the PSE system power manager. Once the host receives notification of an event, it is expected to act upon that event. The details and mechanics of event handling is described in 2.9 Event Handling.

The host processor can instruct the Si3474 to take certain actions through a Pushbutton (PB) command. All write-only registers are Pushbutton registers. A register designated as Pushbutton will always return as zero when read. Some read-write registers can also act as pushbuttons depending on the context as described in .

Each Si3474 port can be in one of four operational modes, controlled by the PORT\_MODE register. PORTn\_PORT\_MODE can be set to:

- SHUTDOWN
- MANUAL
- SEMI AUTO
- AUTO

The AUTO mode is most applicable to a non-hosted PSE system. The MANUAL mode is used primarily for diagnostic and debug purposes. For hosted PSE systems, SHUTDOWN and SEMI\_AUTO port modes are the most important. When PORTn\_PORT\_MODE is set to SHUTDOWN, that port is in an idle state, ready to be configured by the host.

A port enters SHUTDOWN by:

- A hard reset (power on reset or by deasserting RESETb pin)
- Setting RESET QUAD in PB RESET register sets all ports in that quad to SHUTDOWN
- Setting individual PORTn\_RESET\_PORT in PB\_RESET register. Each port has a dedicated bit
- · Any SUPPLY\_EVENT sets all ports to SHUTDOWN
- An I<sup>2</sup>C WATCHDOG event is equivalent to a RESET\_QUAD that sets all ports to SHUTDOWN

A port in SEMI\_AUTO mode, when combined with PORTn\_DETECT\_CC\_ENABLE and PORTn\_CLASS\_ENABLE, instructs the Si3474 to actively look for connected PDs on a port. In a power-managed, hosted PSE system, the figure below describes the key interactions and events between the power manager host and the PoE port conditions in the Si3474. The following sections describe the control flow of a Semi-Auto PSE.




Figure 2.2. Semi-Auto System State Diagram

#### 2.5 Reset and Initialization

Hard resets are invoked by either cycling power (Power on Reset or PoR) and/or deasserting RESETb input. After a hard reset, all registers are set to default values. A PoR will always set all registers to default values. Invoking a hard reset by deasserting the RESETb input will set all registers to default values except the upper nibble of SUPPLY\_EVENT to default values. The upper nibble is sticky until the condition that is causing the global event is cleared. For specific information, refer to 4.8 SUPPLY\_EVENT and SUPPLY\_EVENT COR (0x0A, 0x0B).

Immediately after a hard reset, the host must initialize at least two registers, the PORT\_REMAP register and the PORTnm\_2P4P\_MODE field in POWER\_ALLOCATION register. These registers must be set to match the hardware configuration, ex. how the ports are wired, of the PSE system. For specifics, refer 4.24 PORT\_REMAP (0x26) and 4.26 POWER\_ALLOCATION (0x29). These two registers once written to, are locked until a hard reset of the Si3474 to unlock them again.

During the initialization, the host can set other global registers as needed.

#### 2.6 Semi-Auto Detection, Connection Check, and Class Probe

The host instructs the Si3474 to start detecting attached PDs by setting:

- PORTn PORT MODE = SEMI AUTO
- PORTn DETECT CC ENABLE and PORTn CLASS ENABLE in DETECT CLASS ENABLE

Prior to driving the detection waveform, the Si3474 performs a check that the port's external FET is properly off and is not damaged. The first test is a current measurement across the external sense resistor and the second test is a voltage measurement at the DRAINx pin. If excessive current detected or an unexpected drain voltage, PORTn\_DETECTION\_STATUS will indicate a MOSFET\_FAULT and detection is aborted.

The Si3474 detects a PD by making a differential resistance measurement by driving 4 V to 8 V and back to 4 V on each enabled port through the DRAINx pin, while measuring current at each step. The results are used to calculate measured detection resistance, also known as the PD Signature Resistance, which is nominally 25 k $\Omega$ . The Si3474 reports the detection results in the PORTn\_DETECTION STATUS field of the PORTn\_DETECT CLASS\_STATUS registers.

During detection the Si3474 monitors the voltage driven for evidence of a contention with another PSE driving the same line. If the measured voltage deviates significantly from the driven voltage, PORTn\_DETECTION\_STATUS will report a PSE to PSE fault. The Si3474 also uses the voltage/current measurements taken during the detection waveform to determine if the PD Signature Resistance measures too capacitive and reports in the PORTn\_DETECTION\_STATUS.

If the port is configured as a 2P port, a DETECT\_CC\_DONE event will be reported to the host after the detection sequence. If the detection result is RGOOD, the Si3474 begins a class probe to determine the PD's class signature. A class probe will always consist of three class fingers to determine the PD requested power followed by a class reset. The following figure shows the expected waveform for a 2-Pair powered PD.




Figure 2.3. Semi-Auto DET/CLASS 2-Pair Waveform

The sequence changes if the port is configured to be a 4P port. After one of the two ports that comprise a 4P port detects a valid PD detection signature, a connection check (CC) is performed to determine if the attached PD is a single-signature PD or a dual signature PD. If the connection check indicates a single-signature PD, then Si3474 indicates a DETECT\_CC\_DONE and continues onto class probe on the primary pairset that detected the valid PD detection signature. The following figure shows the expected waveform for a 4-Pair powered single signature PD.




Figure 2.4. Semi-Auto DET/CC/CLASS 4-Pair Single-Signature Waveform

If the connection check indicates a dual-signature PD, the Si3474 detects and class probes on both the primary and secondary pairsets. The following figure shows the expected waveform for a 4-Pair powered dual-signature PD.




Figure 2.5. Semi-Auto DET/CC/CLASS 4-Pair Dual-Signature Waveform

Upon class probe completion, the Si3474 will report a PORTn\_CLASS\_DONE event and place the requested power in the PORTn\_CLASS\_STATUS field of the PORTn\_DETECT\_CLASS\_STATUS register and in the PORTn\_REQUESTED\_CLASS field in the PORTn\_CLASS\_RESULTS register.

#### 2.7 Powering Up

A port is ready to be powered on after the PORTn\_CLASS\_DONE event is reported. The host can examine the results of the PORTn\_CLASS\_STATUS to discover the PD's requested class. The host can then set or adjust the PORTnm\_POWER\_ALLOCATION as needed, followed by setting the PORTn\_PB\_POWER\_ON for the port.

The Si3474 goes through the sequence of events described in the following subsections.

#### 2.7.1 Power Demotion

Upon powering on a port, the host knows how much power the PD has requested by reading the PD's requested class. If the host determines that it has the requested power available, it will typically set PORTnm\_POWER\_ALLOCATION so that the PD receives the power it has requested. If the host knows it does not have the full power available, it can choose to set the PORTnm\_POWER\_ALLOCATION such that the assigned class will be less than the requested class; this is known as Power Demotion.

A power-demoted PD can request more power at any time through the Ethernet Link-Layer protocol (LLDP). Through LLDP, if the PD requests additional power (and if the PSE has more power to spare at that time), it can then grant the additional power. The host communicates the allowable additional power to the Si3474 by updating the PORTn\_POLICE\_2P or PORTnm\_POLICE\_4P registers without needing to put the port in SHUTDOWN and perform another PORTn\_PB\_POWER\_ON sequence.

When putting a PD in Power Demotion, there are some considerations. There is a risk of encountering a PORTn\_POWER\_ON\_FAULT "Insufficient Power Allocation" in a dual-signature 4P Port if one pair-set consumes all of the power in a way that prevents supplying additional power to the other pair-set. The other nuance is that, when a Class 4 to Class 8 PD is only provided Class 3 power, the PSE can only send one classification finger to the PD. In this case, the Si3474 will supply Class 3 power and communicate report "Class 4+ Type 1 Limited" in PORTn\_CLASS\_STATUS. PORTn\_ASSIGNED\_CLASS will show Class 3, and the PORTn\_REQUESTED\_CLASS shows the result of the Class Probe, which will show Class 4 to Class 8.

#### 2.7.2 Final Detection, Connection Check, and Class Probe

When PORTn\_PB\_POWER\_ON is received by the Si3474, it is likely that it is performing a DET/CC/CLASS PD discovery sequence that is unrelated to the port receiving the PB\_POWER\_ON pushbutton. The Si3474 allows those started sequences to complete before executing the Pushbutton command for the specified port. PB\_POWER\_ON consists of a final set of Detection, Connection Check (for 4P Ports), and Class Power On for the ports that the host wants to power on.

The PB\_POWER\_ON detection sequence is similar to that performed by Semi-Auto Detection, Connection Check and Class Probe, with some slight differences. If the detection results are anything other than RGOOD for the ports being powered up, the PORTn\_POW-ER\_ON\_FAULT event is set to *Invalid Detection*. If the PB\_POWER\_ON is issued to a 4P Port, a connection check will be performed the same way. The Si3474 then performs another Class Probe to reconfirm the PD's requested class followed by a Class Reset.

#### 2.7.3 Class Power On


Unlike Class Probe, Class Power On intends to power on the PD afterwards. The other important factor to consider is that, with Class Power On, the number of classification fingers is significant as the PD will count them so as to learn what power it has been allocated by the Si3474. For example, a Class 4 PD learns it has been power demoted and is allocated only 15.5 W of power if the PSE presents a single classification finger. But, a Class 4 PD learns it may draw the full 30 W if the PSE presents it with two fingers during the Class Power On.

If, during Class Power On, an overcurrent or an invalid classification occurs, the PORTn\_POWER\_ON\_FAULT event is set to *Classification Error*. Another error that will trigger a PORTn\_POWER\_ON\_FAULT event is *Insufficient power allocation*. This can occur when a one pair-set of a dual-signature PD consumes the remaining power allocation and, therefore, there is no power available for the other pair-set. *Insufficient power allocation* is also reported if the host issues a PB\_POWER\_ON to only one pair-set of a Single Signature port and the attached PD requested Class 5 or higher power.

Class Power On results are stored in PORTn\_ASSIGNED\_CLASS. However, PORTn\_CLASS\_STATUS can contain additional information. In the case of a Power Demotion where a Class 4 or higher PD is demoted to Class 3, PORTn\_CLASS\_STATUS will report Class 4+ Type 1 Limited, whereas the PORTn\_ASSIGNED\_CLASS will report Class 3. Refer to Table 4.2 Classification Event Timing on page 67 in 4.36 CLASS\_RESULTS (0x4C - 0x4F) for a comprehensive list of class codes and when they are updated.

The Si3474 sends out a long class pulse on the first finger during Class Power On for two purposes. First, a long first classification finger communicates to the PD that the Si3474 supports Short Maintain Power Signature (MPS) to save more power when in standby. Second, with the initial long class pulse, it is possible to detect if the PD supports Autoclass. Refer to 2.8.4 Autoclass for details.

After Class Power On has completed, the FET is turned on, and the Inrush period begins. The following figure show the entire expected waveforms for a PORTn PB POWER ON for 2P, 4P Single Signature, and 4P Dual Signature PDs.



802.3at 2P Port Detection, Class Probe, Class Power On and Power Up

Figure 2.6. 2P Port Detection Waveform

802.3bt Single Signature 4P Port Detection, Connection Check, Class Probe, Class Power On and Power Up




Figure 2.7. 4P Single-Signature Port Detection Waveform

802.3bt Dual Signature 4P Port Detection, Connection Check, Class Probe, Class Power On and Power Up




Figure 2.8. 4P Dual-Signature Port Detection Waveform

#### 2.8 Powered States

There are two states for which the FET is ON:

- 1. Inrush Period
- 2. Power Good State

#### 2.8.1 FET On Status

Each pair set has the PORTn\_POWER\_ENABLE and PORTn\_POWER\_GOOD status information suitable for tracking the general state of the Si3474 after a PORTn\_PB\_POWER\_ON.

PORTn_POWER_ENABLE	PORTn_POWER_GOOD	FET State	After PORTn_PB_POWER_ON
			Final Detection
0	0	OFF	Connection Check
U	0	OFF	Class Probe
			Class Power
1	0	ON	Inrush Period
1	1	ON	Power Good
0	1	_	Invalid

The corresponding events PORTn\_POWER\_ENABLE\_CHANGE and PORT\_POWER\_GOOD\_CHANGE events in the POW-ER\_EVENT register track the changes in the POWER\_ENABLE and the POWER\_GOOD fields in the POWER\_STATUS register.

Changes to PORTn\_POWER\_GOOD and PORTn\_POWER\_ENABLE affects the corresponding events PORTn\_POWER\_GOOD\_CHANGE and PORTn\_POWER\_ENABLE\_CHANGE. These events can be used by the host to check the POWER\_STATUS register to check the most up-to-date port status.

PORTn\_POWER\_GOOD and PORTn\_POWER\_ENABLE elicit changes to the PORTn\_POWER\_GOOD\_CHANGE and PORTn\_POWER\_ENABLE\_CHANGE event bits. Once set, the PORTn\_POWER\_GOOD\_CHANGE and PORTn\_POWER\_ENABLE\_CHANGE bits are typically cleared by reading the POWER\_CHANGE CoR register. In addition, PORTn\_POWER\_GOOD\_CHANGE and PORTn\_POWER\_ENABLE\_CHANGE events are cleared when PORTn\_RESET\_PORT is set, PORTn\_PB\_POWER\_OFF is set, and when a port is turned off as a result of an OSS Event.

#### 2.8.2 Inrush Period

Immediately after the FET is turned on, the Si3474 enters the Inrush Period. The Inrush Period is a fixed time period defined by  $t_{\text{INRUSH}}$ , During the Inrush Period, the Si3474 performs a voltage-foldback function for currents higher than 425 mA in order to limit the current drawn from the VPWR rail. The Si3474 also has a proprietary short-circuit FET protection circuit intended to protect the FET from damage.

The terms "start" and "inrush" are used interchangeably in this document. The Inrush Period is the initial part of a power-on in which the PSE is expected to supply current to the PD's bulk capacitors. As is normal with any capacitor, if permitted, it will consume as much current as the PSE can supply. During the Inrush Period, a port implements a 425 mA current limit, with a 30 V Foldback, during a t<sub>START</sub> or t<sub>INRUSH</sub> time period.

After t<sub>INRUSH</sub>, the port should no longer be in a current-limited state. If the port is still in a current-limited state, the port is powered off, and the PORTn\_START\_FAULT event is raised. Otherwise, the port reaches a POWER\_GOOD state, and the Si3474 begins monitoring the port.

See 2.8.5 Current Limit and Voltage Foldback for an illustration of how current limiting and voltage foldback work.

#### 2.8.3 Power Good State

When a port is in a POWER GOOD state, three things are monitored:

- 1. Disconnection
- 2. ILIM / Current Limit
- 3. PCUT / Power Overload

Of these three things monitored, the Disconnection monitoring is to check if the PD is drawing too little current.

For the next two items, the Si3474 is monitoring for "too much current". The difference between these two over-current monitors is the speed of the action taken.

For ILIM / Current Limit events are considered to be fast, high current events. As such, Si3474 circuits aim to limit the current by reducing port voltage. Under extremely high current conditions, the Si3474 shuts off the port completely to protect the FET from damage.

On the other hand, a PCUT does not involve FETs operating in current-limited state. But rather, the Si3474 is monitoring the port voltage and port current, then comparing them against the POLICE register limits.

#### 2.8.3.1 Disconnection

While in the POWER\_GOOD state, the Si3474 checks whether or not the PD is still connected to the port. A connected PD is obligated to draw a minimum amount of current. To keep the PSE from declaring a disconnection, the PD must meet a "Maintain Power Signature" for time duration of t<sub>MPDO</sub>. If the PD does not meet these MPS requirements, the PSE may choose to power down the port.

When the Si3474 determines that the PD is no longer present, it sets the PORTn DISCONNECTION event.

#### 2.8.3.2 ILIM / Current Limit

Depending on the PD Class, the Si3474 chooses a current-limit template designed to allow normal PD currents to flow, while also setting a peak current threshold to begin a voltage foldback. Ostensibly, the Si3474 implements a number of current limit templates. The current limit template is a 2-dimensional function that defines a current limit against the drain voltage. At low drain voltages, the current limit is set at its maximum.

Whenever the measured port current exceeds these current limits, a feedback circuit then adjusts the gate voltage of the FET to fold-back the voltage. The speed at which the gate voltage is adjusted is a function of the difference between the current limit threshold at the drain voltage against the sensed port current.

The foldback mechanism is done automatically, while the drain voltage is monitored to check for evidence of a current-limited state. The device implements a counter that counts up by 1 whenever the FET is in an over-current state. For every subsequent non-overcurrent event is encountered, the counter is then decreased by 1/16. This allows current limited events to self-clear if it is a transient event. This prevents nuisance disconnections while also allowing disconnecting a port based on the severity of the event.

As a simple example, if the device continuously detects overcurrent for time  $t_{LIM}$  time periods, it will be considered an ILIM fault and remove power from the port.

In addition to the programmable current-limit foldback voltage templates, the Si3474 also implements a separate short circuit monitor so that if the difference between the measured current and the current limit is very large, the FET is turned off. In a certain sense, turning off a FET is a form of "extreme foldback". This is implemented this way as it intends to protect the FET in the case of an unexpected short-circuit.

Current Limit faults are reported through the PORTn\_ILIM\_FAULT in the ILIM\_START\_FAULT register.

2.8.5 Current Limit and Voltage Foldback shows an illustration of how current limiting and voltage foldback works.

#### 2.8.3.3 PCUT Faults

After the Class Power On, both the PSE and PD would have a mutual understanding of the power that the PSE is obligated to supply, as well as an understanding by the PD on how much power it is entitled to receive. Once the Port has reached a POWER\_GOOD state, the Si3474 enforces this mutual power agreement through the various police registers.

The power values represented in the various police registers represents the power level consistent with what the PSE is obligated to supply, at the very minimum. Based on these values, the actual police limits internal to the Si3474 are slightly higher, to err on the side of supplying power to the PD.

There are generally two kinds of police registers PORTn POLICE 2P and PORTnm POLICE 4P.

The PORTn\_POLICE\_2P defines the power limits for each pair set, independently of each other. PORTnm\_POLICE\_4P is used also for 4P Ports. The PORTnm\_POLICE\_4P takes the total power of the two pair sets forming the 4P Port and compares against the power thresholds implied by the PORTnm\_POLICE\_4P.

At the completion of the Class Power On, the Assigned Class is determined based on the value of PORTnm\_POWER\_ALLOCATION, PORTnm\_2P4P\_MODE, PORTnm\_CONNECTION\_CHECK\_RESULTS and the PORTn\_REQUESTED\_CLASS. For each pair set, the PORTn\_ASSIGNED\_CLASS is converted into a minimum power threshold and is stored in the applicable PORTn\_POLICE\_2P. For 4P Ports, there are two PORTn\_POLICE\_2P registers that are initialized, and in addition, the PORTnm\_POLICE\_4P.

For Single Signature 4P Ports, Autoclass can be enabled in the Si3474, and if the PD also supports Autoclass, then the PD will draw its expected maximum power during the first two to three seconds of being powered, allowing the Si3474 to know exactly how much power the PD would use. As such, the various police registers are initialized based on the Autoclass results, rather than using the Assigned Classification. Autoclass is discussed separately in 2.8.4 Autoclass.

In summary, the Si3474, upon reaching the POWER\_GOOD state will have an initialized police register set. These police registers are the basis of checking for PCUT events. The Si3474 implements an algorithm that monitors compliance against the police registers.

After the initialization of the police registers, the host can make adjustments to the various police registers once it has more accurately determined the actual usage either through long term checking of the pertinent PORTn\_VOLTAGE and PORTn\_CURRENT, or through LLDP link-layer messaging.

PCUT faults are reported in PORTn\_PCUT\_FAULT\_2P if the fault is associated with the PORTn\_POLICE\_2P. PORTnm\_PCUT\_FAULT\_4P events are reported in the case where the PCUT faults are associated with PORTnm\_POLICE\_4P.

#### 2.8.4 Autoclass

Autoclass is a protocol that only affects Single Signature 4P Ports. When automatic Autoclass is enabled, the Si3474 monitors the first long class finger of the Class Power On to detect if the PD is Autoclass-capable. If the Si3474 detects the PD acknowledgement, the PORTn\_AUTOCLASS\_DETECTED bit is set on that pair set. The Si3474 then takes voltage and current measurements when the pair sets reach POWER GOOD state. Both the two PORTn\_POLICE\_2P registers and the PORTnm\_POLICE\_4P registers will be initialized based on measured power plus margin. If PORTn\_AUTO\_AUTOCLASS is set, the corresponding PORTn\_POLICE\_2P and/or PORTnm\_POLICE\_4P are updated using the information in PORTn\_AUTOCLASS\_POWER information, plus some power margin.

The host may also initiate a Manual Autoclass by setting PORTn\_MANUAL\_AUTOCLASS (both pair sets must be set) in the AUTO-CLASS\_CONTROL register. The manual autoclass feature is typically used in conjunction with the LLDP-initiated autoclass procedure. As such, the host is expected to initiate a Manual Autoclass when the PD is drawing its maximum power. The Si3474 stores the computed Autoclass power results in the PORTn\_AUTOCLASS\_POWER (one for each pair set). Once the results are written into PORTn\_AUTOCLASS\_POWER fields, the Si3474 clears the PORTn\_MANUAL\_AUTOCLASS bits. When both PORTn\_MANUAL\_AUTOCLASS bits are cleared, the host can use this as an indication that the information is ready. The host may then overwrite the results of the police registers based on the power information supplied by the two PORTn\_AUTOCLASS\_POWER registers.

#### 2.8.5 Current Limit and Voltage Foldback

The figure below illustrates how current limiting works. Consider an initial condition where the FET is ON, with the PD appearing like 167  $\Omega$  load. Let's say that suddenly, the load changes from 167  $\Omega$  to 62.5  $\Omega$ . The initial point condition is below the Green Line, which represents an ILIM Threshold vs VDRAIN template that the Si3474 is maintaining. Any difference between the actual current and this threshold results in whether or not current is flowing into the gate of the FET, or if it is flowing into the gate. The magnitude of the gate current is proportional to the difference between where the actual current through the sense resistor, relative to the set point.

When the load initially changes from 167  $\Omega$  to 62.5  $\Omega$ , the sensed current is higher than the ILIM Threshold at that VDRAIN voltage, and as such, the current is removed from the gate, leading to the FET shutting down slightly, leading to the VDRAIN increasing.

Eventually, the VDRAIN will increase high enough so that it meets the 62.5  $\Omega$ , where the gate drive becomes zero since the sensed current is at the green line. In this example, when the PD Load decreases from 167  $\Omega$  to 62.5  $\Omega$ , the port voltage folds back from 50 V down to around 22 V.

Note that the example does not show the intermediate steps, only the starting points and end points. This is a feedback circuit and this illustration cannot show the fact that the speed by which the VDRAIN increases is in proportion to the magnitude difference between the sensed current and the ILIM curve.

Some things to note include:

- 1. The FET power in the current limited state is 28 V \* 350 mA = 9.8 W. To prevent damage, the Si3474 limits the time the FET spends in this condition.
- 2. The DRAIN Voltage is high. The Si3474 can measure this, and magnitude of the DRAIN Voltage, when taking the ILIM Template into account, is a good clue of the power level being experienced by the FET.




Figure 2.9. Current Limiting and Voltage Feedback

#### 2.9 Event Handling

The host can communicate with the Si3474 at any time since the host is an I<sup>2</sup>C Master. For the Si3474 to communicate vital information to the host, it can only do so by asserting the INTb pin, and wait for the host to service the Si3474. However, it is not known when the host will service the Si3474. Therefore, there needs to be a way to have a way of communicating information without losing any of it if the host does not service the Si3474 immediately.

When the Si3474 wants attention from the host, it does so by setting an event in the event register map. The event bits map into a corresponding bit in the INTERRUPT register. If the corresponding INTERRUPT\_MASK bit is also set, then this will cause INTb to assert.

Whenever the host receives an interrupt, the host should first read the INTERRUPT register from every I<sup>2</sup>C address. If there is a bit set, the host should then check the fields associated with that interrupt.

Refer to the figure below. The events are color-coded to have the same color as the associated bits in the INTERRUPT register. For example, when the host reads INTERRUPT, it sees the DISCONNECT\_BIT set only. Note the color coding of DISCONNECT. The DISCONNECTION field and the OSS\_EVENT fields are of the same color. In this case, the host would know to read DISCONNECT\_PCUT\_FAULT register SUPPLY\_EVENT register as those are where the DISCONNECTION field and OSS\_EVENT fields are located at.

Once the DISCONNECT\_PCUT\_FAULT\_COR (0x07) and SUPPLY\_EVENT\_COR (0x0B) are read, the Si3474 will clear the DISCONNECT\_BIT in the INTERRUPT register. If the DISCONNECT\_BIT is the only bit that is set, then the INTb pin will negate.

It is important to note that each Si3474 contains two Quads. So, INTb will assert whenever there is an unserved interrupt in either Quad.

It is also important to note that if the host reads all the COR registers, it is not a guarantee that the INTb would negate. The reason being that a new event may have occurred after the COR register was read to clear the event. The host should take care to only service the events that it reads from the COR register as this is how the Si3474 knows that the host has picked up the event and had cleared it by reading the COR register.

It is important to note that PORTn\_POWER\_ON\_FAULT is slightly different from the other event registers. When a PORTn\_POW-ER\_ON\_FAULT event is reported, the corresponding PORTn\_START\_FAULT is also set. To service a PORTn\_POWER\_ON\_FAULT, both the ILIM\_START\_FAULT COR register and the POWER\_ON\_FAULT COR register must be read to clear the START\_EVENT\_BIT in the INTERRUPT Register.

Address	Name	Access	7	6	5	4	3	2	1	0
INTERR	RUPT REGISTERS									
0x00	INTERRUPT	RO	CURRLY FYENT	OTART FUENT	D I FAULT	CLASS_DONE	DETECT OF DOME	DISCONNECT	DOWED COOR CHANCE	DOWED ENABLE QUANC
0x01	INTERRUPT_MASK	R/W	SUPPLY_EVENT	START_EVENT	P_I_FAULT	CLASS_DONE	DETECT_CC_DONE	DISCONNECT	POWER_GOOD_CHANGE	POWER_ENABLE_CHANG
EVENT	REGISTER BITS ASS	OCIAT	ED WITH IN	ITERRUPT RE	GISTER					
0x02	POWER_EVENT	RO		POWER GO	OOD_CHANGE			POWER	ENABLE_CHANGE	
0x03	1 OWEI ZEVEIT	CoR		TOWER_OC	OD_CHANGE			1 OWER_	_CIVABEE_OFIANGE	
0x04	OLAGO DETEGT EVENT	RO		01.400	D DONE			DETE	FOT OO DONE	
0x05	CLASS_DETECT_EVENT	CLASS_DONE DETECT_CC_DONE								
0x06		RO RO								
0x07	DISCONNECT_PCUT_FAULT	CoR RO								
0x08										
0x09	ILIM_START_FAULT	CoR		ILIM_	FAULT			SI	ART_FAULT	
0x0A		RO								
0x0B	SUPPLY_EVENT	CoR	OVER_TEMP	VDD_UVLO_FAIL	VDD_UVLO_WARN	VPWR_UVLO	PORTnm_PCUT	_FAULT_4P	OSS_EVENT	-
0x24		RO								
0x25	POWER_ON_FAULT	CoR	PORT4_POW	/ER_ON_FAULT	PORT3_POWER	_ON_FAULT	PORT2_POWER	R_ON_FAULT	PORT1_POW	ER_ON_FAULT

#### 2.10 Autonomous Operation

If it can be assumed that the total PD load can be supplied by the system VPWR, then it is suitable to use one of the two autonomous operations.

The two autonomous modes will be described as "virtual register settings", so as to leverage much of the prior discussion with typical use case when using Semi Auto and Pushbutton Power On.

#### 2.10.1 AUTO Pin Autonomous Mode

A voltage divider is needed on the AUTO pin. A 15 k $\Omega$  resistor is needed from VDD to the AUTO pin, and the following resistors can be populated from the AUTO pin to GND.

Lower Resistor	2P / 4P Port	Class	Power	Equivalent Register Setting POWER_ALLOCATION
None		Hosted I <sup>2</sup> C	Operation	
124 kΩ	2P	Class 3	15 W	0x00
61.9 kΩ	2P	Class 4	30 W	0x33
35.7 kΩ	4P	SS Class 4, DS Class 3 + Class 3	30 W	0xBB
22.6 kΩ	4P	SS Class 5, DS Class 4 + Class 3	45 W	0xCC
15.8 kΩ	4P	SS Class 6, DS Class 4 + Class 4	60 W	0xDD
11 kΩ	4P	SS Class 7, DS Class 5 + Class 4	75 W	0xEE
7.68 kΩ	4P	SS Class 8, DS Class 5 + Class 5	90 W	0xFF

The operation of AUTO Pin Autonomous Mode is identical to setting the following in both Quads:

- 1. PORT REMAP = 0xE4 (no remapping)
- 2. POWER ALLOCATION = AS SHOWN ABOVE
- 3. INTERRUPT MASK = 0xE4 (faults enabled)
- 4. PORT MODE = 0xFF (all ports in AUTO Mode)
- PORT\_DETECT\_CLASS\_ENABLE = 0xFF (all ports DETECT\_CC\_ENABLE = 1 and CLASS\_ENABLE = 1)

#### 2.10.2 I<sup>2</sup>C Autonomous Mode

When the PORTn\_MODE is set to AUTO instead of SEMI\_AUTO, as long as the PORTn\_DETECT\_CC\_ENABLE and PORTn\_CLASS\_ENABLE is also set, then the operation is similar to SEMI\_AUTO.

The main difference between SEMI\_AUTO and AUTO is that when a PD successfully classifies, in SEMI\_AUTO, the Si3474 keeps repeating Detection/Connection Check/Class Probe, whereas in AUTO Mode, the Si3474 acts as though it immediately received a PORTn PB POWER ON, and proceeds with a Final Detection, Connection Check and Class Power On before powering up the port.

If a fault were to occur at any time, the Si3474 will go back into Continuous Detection / Connection Check / Class Probe and repeats the process over again. In summary, the Si3474 will simply "keep trying".

Placing the Si3474 in I<sup>2</sup>C Autonomous Mode requires the following register settings to both Quads:

- 1. PORT REMAP = 0xE4 (no remapping)
- 2. POWER ALLOCATION = This depends on your system
- 3. INTERRUPT\_MASK = 0xE4 (faults enabled)
- 4. PORT MODE = 0xFF (all ports in AUTO Mode)
- 5. PORT DETECT CLASS ENABLE = 0xFF (all ports DETECT CC ENABLE = 1 and CLASS ENABLE = 1)

The setting of the POWER\_ALLOCATION consists of setting the PORTnm\_2P4P\_MODE as well as the PORTnm\_POWER\_ALLOCATION registers. Refer to 4.26 POWER\_ALLOCATION (0x29) for more details.

#### 2.11 OSS Operation

#### 2.11.1 Emergency Shutdown Feature

The Si3474 supports two kinds of Emergency Shutdown procedures, both of which are controlled by the host via the OSS pin (pin 36). If MULTIBIT\_PRIORITY\_ENABLE = 0 (in MISC register), then 2.11.1.1 1-Bit Shutdown Priority describes the Emergency Shutdown behavior. Otherwise, if MULTIBIT\_PRIORITY\_ENABLE = 1 (in MISC register), then 2.11.1.2 Multi-Bit Shutdown Priority describes the Emergency Shutdown behavior.

#### 2.11.1.1 1-Bit Shutdown Priority

If MULTIBIT\_PRIORITY\_ENABLE = 0, then PORTn\_PORT\_POWER\_PRIORITY bit in each port defines the port Shutdown priority. PORTn\_PORT\_POWER\_PRIORITY bits are found in the POWER\_PRIORITY\_PCUT\_DISABLE register. If PORTn\_PORT\_POWER\_PRIORITY is set, then the associated port is tagged as a "Low Priority" ports. "High Priority" ports are unaffected by an OSS event.

A positive-going edge on pin 36 (OSS), will shut down powered lower priority ports. All powered lower priority ports will be shut down within 50 µs. Refer to the PORTn\_PB\_POWER\_OFF description for all event and register bits that are cleared. Since PORTn\_CLASS\_ENABLE and PORTn\_DETECT\_CC\_ENABLE are among one of the many bits that are cleared, no detection, connection check, or classification activity will occur until the PORTn\_CLASS\_ENABLE and PORTn\_DETECT\_CC\_ENABLE are set again. As such, all events and associated measurement data are cleared. For as long as OSS is asserted high, low priority ports cannot be powered on.

#### 2.11.1.2 Multi-Bit Shutdown Priority

If MULTIBIT PRIORITY ENABLE is set, then PORTn MULTIBIT PRIORITY defines the port priority and OSS action.

The figure below shows the operation and timing diagram of the OSS pin in multi-bit mode.

- The priority of each port is defined by a 3-bit value in PORTn\_MULTIBIT\_PRIORITY for each port.
- · A port whose priority setting is "000" has the highest priority; priority setting of "111" has the lowest priority.
- · When the host system wants certain priority ports to be shut down, it will transmit the "Shutdown code" over the OSS pin.
- · Ports whose port priority settings are greater than or equal to the received Shutdown code will be turned off.
- For example, a received OSS Shutdown code of "101" will shut down ports whose port priority settings are "101", "110" or "111".




Figure 2.10. OSS Pin in Multi-Bit Mode

The following table describes the timing parameters associated with the OSS pin in multi-priority bit mode.

Table 2.1. Description of Timing Parameters Associated with the OSS Pin In Multi-Bit Mode

Parameter	Description	Min	Тур	Max	Units
T <sub>bit</sub>	Bit Period	24	25	26	μs
Toss_off	Maximum time between receiving Shut- down code and shutting down of the ports	_	_	50	μs
T <sub>OSS_IDLE</sub>	Idle time between consecutive Shutdown code transmission in multi-bit mode	125	_	_	μs

#### 2.12 I<sup>2</sup>C Interface

#### 2.12.1 I<sup>2</sup>C Protocol

Communicating with the Si3474 is accomplished through a 2-wire I<sup>2</sup>C compatible serial interface. An I<sup>2</sup>C transaction begins with a START condition and concludes with a STOP condition. Technically speaking, the interface to the Si3474 is better described as SMBus instead of I<sup>2</sup>C. SMBus transactions consist of I<sup>2</sup>C accesses in a manner that resembles a register map. The Si3474 registers are described in Table 4.1 Si3474 Registers<sup>1</sup> on page 27. Note that the Register Map describes the operation of a quad (four ports). Each Si3474 has two quads. As such the Si3474 responds to two I<sup>2</sup>C Addresses, one for each quad.

#### 2.12.1.1 Slave Address

The I<sup>2</sup>C Slave Addresses, for which the Si3474 responds to, are dependent on the following:

- · A1, A2, A3 and A4 pin strapping
- Quad

As mentioned previously, each Si3474 responds to two I<sup>2</sup>C Addresses since there are two quads in each Si3474.

The 7-bit Slave Address is effectively constructed as this bit pattern:




Figure 2.11. 7-bit I<sup>2</sup>C Address Bit Pattern

The following table outlines the I<sup>2</sup>C Addresses that the Si3474 will respond to, based on the A1, A2, A3 and A4 pin strapping as well as which quad the host intends to access:

Table 2.2. Si3474 I<sup>2</sup>C Slave Address

<b>A</b> 4	A3	A2	<b>A</b> 1	Quad 0 l <sup>2</sup> C Address	Quad 1 I <sup>2</sup> C Address
0	0	0	0	0x20	0x21
0	0	0	1	0x22	0x23
0	0	1	0	0x24	0x25
0	0	1	1	0x26	0x27
0	1	0	0	0x28	0x29
0	1	0	1	0x2A	0x2B
0	1	1	0	0x2C	0x2D
0	1	1	1	0x2E	0x2F
1	0	0	0	0x30	0x31
1	0	0	1	0x32	0x33
1	0	1	0	0x34	0x35
1	0	1	1	0x36	0x37
1	1	0	0	0x38	0x39
1	1	0	1	0x3A	0x3B
1	1	1	0	0x3C	0x3D
1	1	1	1	0x3E	0x3F

#### 2.12.1.2 Available I<sup>2</sup>C Transfer Types

All Si3474 registers are accessible using 8-bit Writes and 8-bit Reads.

In addition, 16-bit Port Parametric Measurement Registers must be read using a 16-bit Read address in order to guarantee that the MSB and LSB of the Voltage or Current measurement belong to each other. The 16-bit Read Register Address should be pointing to the least significant byte so that the burst-read will end with the MSB.

#### Legend

S	Start Bit

Sr Repeated Start Bit

P Stop Bit

A1...A4 Si3474 A1, A2, A3, A4 pin strapping

Q Si3474 Quad Selection (virtual 'A0')

R0...R7 Si3474 Register Address

D0...D7 Si3474 Register Data LSB

D8...D15 Si3474 Register Data MSB

Wr Write Bit
Rd Read Bit
A ACK bit
N No ACK bit




Figure 2.12. 8-Bit Write




Figure 2.13. 8-Bit Read




Figure 2.14. 16-Bit Read

#### 2.13 Bootloader

#### 2.13.1 Updating Si3474 Flash

The Si3474 Firmware can be updated through the I<sup>2</sup>C interface. The Si3474 firmware is roughly separated into the 'Application' firmware and a 'Bootloader' firmware. To ensure that the flash loading process never results in a non-communicating device, only the 'Application' part of the firmware is capable of being updated; the Bootloader cannot be updated.

The registers FLASH\_CONTROL, FLASH\_ERASE\_KEY\_FLASH\_ADDRESS\_LSB, FLASH\_ADDRESS\_MSB, FLASH\_DATA work together to implement the flash update process. The figure above illustrates the flash loading sequence.

As a general rule, the flash update must always begin with checking the FIRMWARE\_REVISION to see if a flash update is necessary or not. It is recommended to double-check that the Si3474 does not already have the latest firmware and that it does not need to be reflashed.

Once it has been determined that the device is to be updated, start the flash update procedure with a device reset.




Figure 2.15. Flash Loading Sequence

The chip reset is illustrated in Step 1. After a RESET, wait 30 ms before starting communication, as the device is booting. After the 30 ms wait period, the devices should be able to communicate through I<sup>2</sup>C, via the standard I<sup>2</sup>C Address based on the A1-A4 pin strapping.

In Step 3, Step 4 and Step 5, the host will individually command each device to enter its bootload state (FLASH\_CONTROL=0xC1). Note that the host must access each device individually through its normal I<sup>2</sup>C address. It is also important to note that the host must access only the Quad 0. Quad 0 of each device has an even I<sup>2</sup>C Address. After each device receives its FLASCH\_CONTROL=0xC1 command, each device will reset into a special state where the device will now respond to the Global Address 0x7F.

Once the host has send FLASH\_CONTROL=0xC1 through each individual I<sup>2</sup>C Address it should delay an additional 30 ms in order to allow the last device to be ready. This 30 ms delay is illustrated in Step 6. After this final delay, the host can then proceed to Step 7, where the host would send another FLASH\_CONTROL=0xC1 command. However, this time, the host will use the Global Address 0x7F. In addition, FLASH\_ERASE\_KEY=0xDB is sent prior to the FLASH\_CONTROL=0xC1. This is illustrated on Step 7.

Upon receiving the FLASH\_ERASE\_KEY=0xDB and FLASH\_CONTROL=0xC1 in Step 7, each device will begin to erase the Application FLASH area. This process takes 250 ms, and the host should not initiate communication during this time. This is illustrated on Step 8.

After the 250 ms delay, the host should then write 0x00 to both the FLASH\_ADDRESS\_LSB and FLASH\_ADDRESS\_MSB registers to indicate the starting address. This is illustrated in Steps 9 and 10.

The host then sends the contents of the new firmware by writing to the FLASH\_DATA continuously. For accessing FLASH\_DATA, in addition to the standard I<sup>2</sup>C Register Byte Write method, the Si3474 also supports burst writes in order to increase the throughput of the flash update. The burst write is illustrated in the figure below:




Figure 2.16. Burst Write

To complete the flash update, the host then writes FLASH\_CONTROL=0x08 using the Global Address 0x7F. This is illustrated in Step 12. When each Si3474 device receives the FLASH\_CONTROL=0x08 command, it completes the flash update process and computes the Flash CRC. Normally, the Si3474 reboots, and the FIRMWARE\_REVISION Register can be checked using the normal non-global addresses to make sure that the firmware revision has been updated.

As previously mentioned, there is a separate Bootloader from the 'Application' firmware. As such, the Bootloader doesn't know what the FIRMWARE\_REVISION is, that's why the check for the proper firmware revision needs to be done using the normal, non-global I<sup>2</sup>C Addresses.

If in the event something goes wrong with the flash update, the host will receive a response of 0xFF response to a FIRMWARE\_REVISION read. The host will receive 0xFF for all registers if the firmware update procedure fails. If this happens, the host should simply restart the entire process from the very beginning.

#### 3. Typical Application Example




Figure 3.1. Si3474 Typical Application Circuit

# 4. Register Map

Table 4.1. Si3474 Registers<sup>1</sup>

RO	Addr	Name	Access	Reset State	7	9	5	4	က	2	۲	0
RECT_EVENT   RO	Interrupt	t Registers										
POWER   FAULT   POWER   FAULT   POWER   POWE	00X0	INTERRUPT	S S	1000 0000	SUPPLY	START	_	CLASS	DETECT_	DISCON-	POWER	POWER
Rect_event   Ro	0x01	INTERRUPT_MASK	R/W	1000 0000	EVENT	EVENT	FAŪĽT	DONE	DONE	NECT	CHANGE	ENABLE_ CHANGE_
ROWER_GOOD_CHANGE	Event Re	gisters										
TECT_EVENT   COR	0x02	FWEW GYMOD	S S	0000				Į,				Ц
TECT_EVENT   RO	0x03		CoR	0000				<u> </u>	ر ا			Ц
T_PCUT_FAULT	0x04	T	RO	0000		2	       					
T_PCUT_FAULT   RO	0x05	CLASS_DETECT_EVENT	CoR	0000 0000		CLASS						
ART_FAULT  COR  O000 0000  OVER_ OVER_ ON_FAULT  COR  O000 0000  OVER_ OVER_ ON_FAULT  COR  O000 0000  ON_FAULT  COR  O000 0000  ON_FAULT  ON_FAUL	90x0	+	RO				G F			<u> </u>		
ART_FAULT  COR  O000 0000  OVER_ ONLO_ TEMP FAIL  ON_FAULT  COR  O000 0000  OVER_ ONLO_ TEMP FAIL  ON_FAULT  COR  O000 0000  ON_FAULT  O	0x07	DISCONNECT_PCOT_FAULT	CoR	0000 0000		DISCONN	EC ION			7 - -	PCUI_FAULI_ZP	
COR	0x08	THING TOYLO	RO	0000			<b>+</b> = -4.			CTABL	STABT EALLT	
Y_EVENT   RO	60x0	ורוואן סואנו	CoR	0000			1			INAIO		
COR	0x0A	ָרָ עַרָּיִלְיִינְיִינְיִינְיִינְיִינְיִינְיִינְי	RO S	0000	OVER	_ddv	VDD	VPWR	PORT	Lum	SSO	
ON_FAULT         RO         0000 0000         PORT4_POWER_         PORT3_POWER_         PORT3_POWER_           CLASS_TATUS         RO         0000 0000         PORT1_CLASS_STATUS         ON           CLASS_TATUS         RO         0000 0000         PORT2_CLASS_STATUS           CLASS_TATUS         RO         0000 0000         PORT3_CLASS_STATUS           CLASS_TATUS         RO         0000 0000         PORT3_CLASS_STATUS           CLASS_TATUS         RO         0000 0000         PORT4_CLASS_STATUS	0x0B	SOPPLY_EVENI	CoR	0000 5550	TEMP	FAIL	WARN	ONFO	PCUT_F4	AULT_4P	EVENT	
CLASS RO 0000 0000 PORT1_CLASS_STATUS OF CLASS TATUS  CLASS RO 0000 0000 PORT2_CLASS_STATUS  CLASS RO 0000 0000 PORT3_CLASS_STATUS  CLASS RO 0000 0000 PORT3_CLASS_STATUS  CLASS RO 0000 0000 PORT4_CLASS_STATUS	0x24	T II V G G B W G G	SQ.	0000 0000	PORT4_P	OWER	PORT3_I	POWER	PORT2_F	OWER_	PORT1_POWER	OWER_
CLASS_TATUS         RO         0000 0000         PORT1_CLASS_STATUS           **CLASS_TATUS         RO         0000 0000         PORT2_CLASS_STATUS           **CLASS_TATUS         RO         0000 0000         PORT3_CLASS_STATUS           **CLASS_TATUS         RO         0000 0000         PORT3_CLASS_STATUS	0x25		CoR	0000 0000	ON_F	AULT	ON P	AULT	ON F.	AULT	NO P I	ON_FAULT
PORT1_CLASS_ DETECT_STATUS         RO         0000 0000         PORT1_CLASS_STATUS           PORT2_CLASS_ DETECT_STATUS         RO         0000 0000         PORT2_CLASS_STATUS           PORT3_CLASS_ DETECT_STATUS         RO         0000 0000         PORT3_CLASS_STATUS           PORT4_CLASS_ DETECT_STATUS         RO         0000 0000         PORT4_CLASS_STATUS	Main Sta	itus Registers										
PORT2_CLASS_ DETECT_STATUS         RO         0000 0000         PORT2_CLASS_STATUS           PORT3_CLASS_ DETECT_STATUS         RO         0000 0000         PORT3_CLASS_STATUS           PORT4_CLASS_ DETECT_STATUS         RO         0000 0000         PORT4_CLASS_STATUS	0x0C	PORT1_CLASS_ DETECT_STATUS	RO	0000 0000	Ğ.	ORT1_CLA	SS_STATU.	S	PO	RT1_DETEC	PORT1_DETECTION_STATUS	Sn
PORT3_CLASS_ DETECT_STATUS RO 0000 0000 PORT3_CLASS_STATUS PORT4_CLASS_ RO 0000 0000 PORT4_CLASS_STATUS	0x0D	PORT2_CLASS_ DETECT_STATUS	RO	0000 0000	Ğ	ORT2_CLA	SS_STATU.	S	PO	RT2_DETEC	PORT2_DETECTION_STATUS	Sn
PORT4_CLASS_ RO 0000 0000 PORT4 CLASS STATUS	0x0E	PORT3_CLASS_ DETECT_STATUS	RO	0000 0000		ORT3_CLA	SS_STATU.	S	POF	RT3_DETEC	PORT3_DETECTION_STATUS	SN
DETECT_STATUS = =	0x0F	PORT4_CLASS_ DETECT_STATUS	RO	0000 0000	Ğ	ORT4_CLA	SS_STATU.	S	POF	RT4_DETEC	PORT4_DETECTION_STATUS	ns

	Name	Access	Reset State	2	9	5	4	က	2	-	0
	POWER_STATUS	RO	0000 0000		POWER	POWER_GOOD			POWER_	POWER_ENABLE	
	PIN_STATUS	RO	0aaa aq00	l	PIN_A4	PIN_A3	PIN_A2	PIN_A1	QUAD	I	I
=	Main Configuration Registers										
	PORT_MODE	R/W	0000 0000		RT_MODE	PORT4_PORT_MODE PORT3_PORT_MODE	RT_MODE	PORT2_PC	PORT2_PORT_MODE   PORT1_PORT_MODE	PORT1_PC	RT_MODE
1	DISCONNECT_ENABLE	R/W	0000 1111		I	ı			DISCONNECT_ENABLE	CT_ENABLE	
	DETECT_CLASS_ ENABLE	R/W	0000 0000		CLASS	CLASS_ENABLE			DETECT_C	DETECT_CC_ENABLE	
	POWER_PRIORITY_ PCUT_DISABLE	R/W	0000 0000	<u>ā</u>	ORT_POWE	PORT_POWER_PRIORITY	<b>&gt;</b>		DISABLE_PCUT	=_PCUT	
	TIMING_CONFIG	R/W	0000 0000	1	TLIM	TST	TSTART	TO/	TOVLD	TMF	TMPDO
	MISC	R/W	1000 0000	INT_PIN_ ENABLE	CAP_ MEAS_ ENABLE	l	MULTI- BIT_ PRIORI- TY_ENA- BLE	CLASS_ CHANGE	DETECT_ CHANGE	I	I
	Pushbuttons										
	PB_DETECT_CLASS	WO	0000 0000		RESTAR	RESTART_CLASS			RESTART_DETECT	DETECT	
	PB_POWER_ENABLE	WO	0000 0000		PB_POM	PB_POWER_OFF			PB_POW	PB_POWER_ON	
	PB_RESET	WO	0000 0000	CLEAR_ ALL_INTS	CLEAR_ INT_PIN	I	RESET_ QUAD		RESET_PORT	PORT	

Addr	Name	Access	Reset State	7	9	ro	4	ო	2	1 0
Miscellaneous	snoər									
0x1B	VENDOR_ID	RO	0100 0101		MANL	MANUFACTURER_ID	3_ID			IC_ID
0x1C	AUTOCLASS_ CONNECTION_CHECK	RO	0000 0000	◀	AUTOCLASS_DETECTED	ретестер	6	CON	NECTION_C	CONNECTION_CHECK_RESULTS
0x1D	Reserved	R/W	0000 0000				Reserved	rved		
0x1E	PORT1_POLICE_2P	R/W	1111 1111				PORT1_POLICE_2P	OLICE_2P		
0x1F	PORT2_POLICE_2P	R/W	1111 1111				PORT2_POLICE_2P	OLICE_2P		
0x20	PORT3_POLICE_2P	R/W	1111 1111				PORT3_POLICE_2P	OLICE_2P		
0x21	PORT4_POLICE_2P	R/W	1111 1111				PORT4_POLICE_2P	OLICE_2P		
0x22- 0x23	Reserved	R/W	0000 0000				l	ı		
0x26	PORT_REMAP	R/W	1110 0100	PORT4_	PORT4_REMAP	PORT3_REMAP	REMAP	PORT2_REMAP	REMAP	PORT1_REMAP
0x27	PORT1_PORT2_ MULTIBIT_PRIORITY	R/W	0000 0000	I	PORT2_N	PORT2_MULTIBIT_PRIORITY	RIORITY	I	PORT1_I	PORT1_MULTIBIT_PRIORITY
0x28	PORT3_PORT_4 MULTIBIT_PRIORITY	R/W	0000 0000	I	PORT4_N	PORT4_MULTIBIT_PRIORITY	RIORITY	I	PORT3_I	PORT3_MULTIBIT_PRIORITY
0x29	POWER_ALLOCATION	R/W	0000 0000	I	PORT34_P	PORT34_POWER_ALLOCATION	OCATION	I	PORT12_F	PORT12_POWER_ALLOCATION
0x2A	PORT12_POLICE_4P	R/W	1111 1111				PORT12_POLICE_4P	OLICE_4P		
0x2B	PORT34_POLICE_4P	R/W	1111 1111				PORT34_POLICE_4P	OLICE_4P		
0x2C	TEMPERATURE	RO	5555 5555				TEMPERATURE	RATURE		
0x2D	ILIM_PCUT_ DISCONNECT_4P	R/W	0000 1100	ILIM_BE	ILIM_BEHAVIOR	PCUT_BEHAVIOR	HAVIOR	PCUT_E	PCUT_ENABLE	DISCON- NECT_THRESH

Addr	Name	Access	Reset State	7	ဖ	D.	4	ო	2	-	0
Must Use	Must Use 16-BIT SMBUS Reads for Parametric Measurements	ametric N	/leasurement	Ş							
0x2E	מואנמיא	RO	5555 5555					LSB			
I	Y 200	RO	5555 0055	l	1			W.	MSB		
0x30	FIATIGUE OF FEMALES	8	0000 0000					LSB			
I	ו אסר	S S	0000 0000	<b> </b>				W	MSB		
0x32	100 t	S S	0000 0000					LSB			
I	10V - 10V OE	RO	0000 0000		ı			W	MSB		
0x34	TINDERILL STADE	RO	0000 0000				7	LSB			
I		SQ.	0000 0000		ı			W	MSB		
0x36	10 AT 10 V CT 00 0	SQ.	0000 0000				7	LSB			
I	רטאוב_ייטרואפר	S S	0000 0000		ı			W	MSB		
0x38	TINDERILL STADO	SQ.	0000 0000				7	LSB			
I	בייייייייייייייייייייייייייייייייייייי	8	0000 0000	<b> </b>				W	MSB		
0x3A	TOAT IOV STOOD	RO	0000 0000					LSB			
I	POR 13_VOLIAGE	S S	0000 0000					W	MSB		
0x3C	DODTA CLIBBENT	RO	0000 0000				7	LSB			
	1	RO	0000 0000		ı			W	MSB		
0x3E	TO AT ION NEGOTIA	RO	0000 0000				٦	LSB			
I	POR14_VOLIAGE	RO	0000 0000	1				M	MSB		

Addr	Name	Access	Reset State	7	9	5	4	က	2	-	0
Firmwar	Firmware Revision And Chip Revision										
0x40	MAX_ILIM_MANUAL_ POLICE	RW	0000 0000		MAX	MAX_ILIM			MANUAL_POLICE	OLICE	
0x41	FIRMWARE_REVISION	S S	5555 5555		MAJOR_F	MAJOR_REVISION			MINOR_REVISION	/ISION	
0x42	I2C_WATCHDOG	RW	0001 0110	0	0	0		WATCHDOO	WATCHDOG_DISABLE	_	WATCH- DOG_STA TUS
0x43	CHIP_REVISION	S S	5555 5555				CHIP_RI	CHIP_REVISION			
Detection	Detection Resistance Results										
0x44	PORT1_DETECT_ RESISTANCE	S S	0000 0000			POF	NT1_DETEC	PORT1_DETECT_RESISTANCE	NCE		
0x45	PORT2_DETECT_ RESISTANCE	S S	0000 0000			POF	NT2_DETEC	PORT2_DETECT_RESISTANCE	NCE		
0x46	PORT3_DETECT_ RESISTANCE	S S	0000 0000			POR	ктз_ретес	PORT3_DETECT_RESISTANCE	NCE S		
0x47	PORT4_DETECT_ RESISTANCE	S S	0000 0000			POR	RT4_DETEC	PORT4_DETECT_RESISTANCE	JON		
0x48	PORT1_DETECT_ CAPACITANCE	S S	0000 0000			POR	T1_DETECT	PORT1_DETECT_CAPACITANCE	NCE		
0x49	PORT2_DETECT_ CAPACITANCE	RO	0000 0000			POR	T2_DETECT	PORT2_DETECT_CAPACITANCE	NCE		
0x4A	PORT3_DETECT_ CAPACITANCE	RO	0000 0000			POR	тз_ретест	PORT3_DETECT_CAPACITANCE	NCE		
0x4B	PORT4_DETECT_ CAPACITANCE	80	0000 0000			POR	T4_DETECT	PORT4_DETECT_CAPACITANCE	NCE		

Addr	Name	Access	Reset State	7	9	rc	4	က	2	-	0
Assigne	Assigned Class and Requested Class										
0x4C	PORT1_CLASS_RESULTS	S S	0000 0000	۵	ORT1_ASSI	PORT1_ASSIGNED_CLASS	S	POF	RT1_REQUE	PORT1_REQUESTED_CLASS	
0x4D	PORT2_CLASS_RESULTS	8	0000 0000	۵	ORT2_ASSI	PORT2_ASSIGNED_CLASS	S	POF	RT2_REQUES	PORT2_REQUESTED_CLASS	
0x4E	PORT3_CLASS_RESULTS	8	0000 0000	۵	ORT3_ASSI	PORT3_ASSIGNED_CLASS	S	POF	RT3_REQUE	PORT3_REQUESTED_CLASS	
0x4F	PORT4_CLASS_RESULTS	8	0000 0000	۵	ORT4_ASSI	PORT4_ASSIGNED_CLASS	S	POF	RT4_REQUE	PORT4_REQUESTED_CLASS	
Autoclas	Autoclass Configuration and Results						-				
0x20	AUTOCLASS_CONTROL	R/W	0000 0000		MANUAL_A	MANUAL_AUTOCLASS			AUTO_AUTOCLASS	OCLASS	
0x51	PORT1_AUTOCLASS_ RESULTS	R/W	0000 0000	0			PORT1_AI	PORT1_AUTOCLASS_POWER	POWER		
0x52	PORT2_AUTOCLASS_ RESULTS	R/W	0000 0000	0			PORT2_AI	PORT2_AUTOCLASS_POWER	POWER		
0x53	PORT3_AUTOCLASS_ RESULTS	R/W	0000 0000	0			PORT3_AI	PORT3_AUTOCLASS_POWER	POWER		
0x54	PORT4_AUTOCLASS_ RESULTS	R/W	0000 0000	0			PORT4_AI	PORT4_AUTOCLASS_POWER	POWER		
Miscellaneous	snoəu										
0x55	ALTERNATIVE_FOLDBACK	R/W	0000 0000		PGOOD_F	PGOOD_FOLDBACK			INRUSH_850MA	850MA	
0x56 - 0x5E	Reserved	R/W	0000 0000				· [				

Addr	Name	Access	Reset State	7	9	5	4	င	2	4	0
Flash Control	introl										
0x5F	FLASH_ERASE_KEY	RW	0000 0000				FLASH_EF	FLASH_ERASE_KEY			
09x0	FLASH_CONTROL	R/W	0000 0000	START_ FLASH- ING	RESET_ CPU	0	0	END_ FLASH- ING	0	0	CLEAR_ POINTER
0x61	FLASH_DATA	R/W	0000 0000				FLASH	FLASH_DATA			
0x62	FLASH_ADDRESS_LSB	R/W	0000 0000				FLASH_ADE	FLASH_ADDRESS_LSB			
0x63	FLASH_ADDRESS_MSB	RW	0000 0000			_	-LASH_ADD	FLASH_ADDRESS_MSB			
0x64- 0xFF	Reserved	R/W	0000 0000				1				
Note: 1. A firn	<b>ote:</b> 1. A firmware FLASH update is required to use PORTn_DETECT_CAPACITANCE, TLIM, and PORTn_MAX_ILIM. Contact Skyworks for details.	to use PC	)RTn_DETE	CT_CAPACI	TANCE, TLIN	1, and POR	ſn_MAX_ILⅡ	M. Contact Sk	yworks for	details.	

#### 4.1 INTERRUPT Register (Address 0x00)

				Register Addres	s: 0x00		
	INTER	RRUPT		Access Type: Re	ead Only		
				Reset: 1000 000	0		
7	6	5	4	3	2	1	0
SUP- PLY_EVENT_ BIT	START_EVEN T_BIT	P_I_FAULT_BI T	CLASS_DONE _BIT	DE- TECT_CC_DO NE_BIT	DISCON- NECT_BIT	POW- ER_GOOD_C HANGE_BIT	POWER_ENA- BLE_CHANGE _BIT

Bit	Name	Description
		VDD, VPWR or Temperature failed
7	SUPPLY_EVENT_BIT	0 = No Events
		1 = At least one event in OVER_TEMP, VDD_UVLO_FAIL, VDD_UVLO_WARN, VPWR_UVLO in SUPPLY_EVENT
		Fault occurred after PORTn_PB_POWER_ON but before achieving PORTn_POW-ER_GOOD
6	START_EVENT_BIT	0 = No Events
		1 = At least one event bit in START_FAULT in ILIM_START_FAULT
		A port previously reached POWER_GOOD state is now unpowered due to a PCUT or ILIM event
5	D I FALLET DIT	0 = No Events
5	P_I_FAULT_BIT	1 = At least one event bit in ILIM_FAULT in ILIM_START_FAULT, PCUT_FAULT_2P in DISCONNECT_PCUT_FAULT,
		PORTnm_PCUT_FAULT_4P in SUPPLY_EVENT
		Class Probe completed successfully
4	CLASS_DONE_BIT	0 = No Events
		1 = At least one event in CLASS_DONE in CLASS_DETECT_EVENT
		Detection and Connection check completed
3	DETECT_CC_DONE_BIT	0 = No Events
		1 = At least one event in DETECT_CC_DONE in CLASS_DETECT_EVENT
		A port previously reached POWER_GOOD state is now unpowered because of PD disconnection or OSS_EVENT
2	DISCONNECT_BIT	0 = No Events
		1 = At least one event bit in DISCONNECTION in DISCONNECT_PCUT_FAULT, OSS_EVENT in SUPPLY_EVENT
		POWER_GOOD in POWER_STATUS changed
1	POWER_GOOD_CHANGE_BIT	0 = No Events
		1 = At least one event in POWER_GOOD_CHANGE in POWER_EVENT
		POWER_ENABLE in POWER_STATUS changed
0	POWER_ENA- BLE_CHANGE_BIT	0 = No Events
		1 = At least one event in the POWER_ENABLE_CHANGE in POWER_EVENT

#### 4.2 INTERRUPT\_MASK Register (Address 0x01)

				Register Addres	s: 0x01		
	INTERRU	PT_MASK		Access Type: Re	ead / Write		
				Reset: 1000 000	00		
7	6	5	4	3	2	1	0
SUP- PLY_EVENT_ MASK_BIT	START_EVEN T_MASK_BIT	P_I_FAULT_M ASK_BIT	CLASS_DONE _MASK_BIT	DE- TECT_CC_DO NE_MASK_BI T	DISCON- NECT_MASK_ BIT	POW- ER_GOOD_C HANGE_MAS K_BIT	POWER_ENA- BLE_CHANGE _MASK_BIT

Bit	Name	Description
		Masks SUPPLY_EVENT_BIT in the INTERRUPT register
7	SUPPLY_EVENT_MASK_BIT	0 = SUPPLY_EVENT_BIT not can assert INTb
		1 = SUPPLY_EVENT_BIT can assert INTb
		Masks START_EVENT_BIT in the INTERRUPT register
6	START_EVENT_MASK_BIT	0 = START_EVENT_BIT cannot assert INTb
		1 = START_EVENT_BIT can assert INTb
		Masks the P_I_FAULT_BIT in the INTERRUPT register
5	P_I_FAULT_MASK_BIT	0 = P_I_FAULT_BIT cannot assert INTb
		1 = P_I_FAULT_BIT can assert INTb
		Masks the CLASS_DONE_BIT in the INTERRUPT register
4	CLASS_DONE_MASK_BIT	0 = CLASS_DONE_BIT cannot assert INTb
		1 = CLASS_DONE_BIT can assert INTb
		Masks the DETECT_CC_DONE_BIT in the INTERRUPT register
3	DE- TECT_CC_DONE_MASK_BIT	0 = DETECT_CC_DONE_BIT cannot assert INTb
		1 = DETECT_CC_DONE_BIT can assert INTb
		Masks DISCONNECT_BIT in the INTERRUPT register
2	DISCONNECT_MASK_BIT	0 = DISCONNECT_BIT cannot assert INTb
		1 = DISCONNECT_BIT can assert INTb
	POW-	Masks POWER_GOOD_CHANGE_BIT in the INTERRUPT register
1	ER_GOOD_CHANGE_MASK_	0 = POWER_GOOD_CHANGE_BIT cannot assert INTb
	BIT	1 = POWER_GOOD_CHANGE_BIT can assert INTb
		Masks POWER_ENABLE_CHANGE_BIT in the INTERRUPT register
0	POWER_ENA- BLE_CHANGE_MASK_BIT	0 = POWER_ENABLE_CHANGE_BIT cannot assert INTb
		1 = POWER_ENABLE_CHANGE_BIT can assert INTb

The INTERRUPT and INTERRUPT\_MASK registers work together to influence the INTb pin logic for any given Quad. Each Si3474 has two Quads, and either Quad can assert the INTb pin independently of each other.

Quad\_0\_INT = INTERRUPT\_Q0 AND INTERRUPT\_MASK\_Q0

Quad\_1\_INT = INTERRUPTQ1 AND INTERRUPT\_MASKQ1

INTb = NOT ( Quad\_0\_INT OR Quad\_1\_INT )

Bits in the in the INTERRUPT register can be cleared by a number of actions:

- 1. Reading CoR EVENT registers
- 2. Setting PORTn\_PORT\_MODE to SHUTDOWN
- 3. Setting PORTn\_PB\_POWER\_OFF
- 4. Setting RESET QUAD
- 5. Setting PORTn\_RESET\_PORT
- 6. Set CLEAR\_ALL\_INTS
- 7. OSS Emergency Shutdown

It is also possible to negate the INTb pin directly using the CLEAR\_INT\_PIN. This method does not clear any event register bits, nor does it clear bits in the INTERRUPT register.

#### 4.3 Event Registers

These registers provide event status information. For these event registers, there is an RO register and a separate COR register. The COR version of an event register will clear those events when they are read. Consequently, by clearing the event, the INTERRUPT register bit corresponding to the event register may get cleared as a result. The graphic shows how the various event registers map into the INTERRUPT register bits.

For example, The DISCONNECT\_BIT in INTERRUPT sets when either OSS\_EVENT in SUPPLY\_EVENT is set, or if one or more DISCONNECTION bits are set in the DISCONNECT\_PCUT\_FAULT. All of these bits are color-coded to illustrate their relationship.

If the SUPPLY\_EVENT COR is read, the OSS\_EVENT may clear, but if there are still set DISCONNECTION bits in DISCONNECT\_PCUT\_FAULT, the DISCONNECT\_BIT in INTERRUPT will remain asserted. The DISCONNECT\_BIT in INTERRUPT will only clear if all event bits, shown in the same color, are all zeroes.

Once the DISCONNECT\_BIT in INTERRUPT is cleared, and if there are no other set bits in INTERRUPT on BOTH QUADS, then the INTb is negated.

In addition to reading of the CoR register, PORTn\_CLASS\_DONE, PORTn\_DETECT\_CC\_DONE, PORTn\_DISCONNECTION, PORTn\_PCUT\_FAULT\_2P, PORTn\_ILIM\_FAULT, PORTn\_START\_FAULT, PORTnm\_PCUT\_FAULT\_4P can also be cleared by the following:

- 1. Set PORTn PORT MODE to SHUTDOWN
- 2. Set PORTn\_PB\_POWER\_OFF in PB\_POWER\_ENABLE
- 3. Set PORTn RESET PORT in PB RESET
- 4. OSS\_EVENT in SUPPLY\_EVENT as a result of an emergency shutdown
- 5. Set RESET\_QUAD
- 6. Set CLEAR\_ALL\_INTS

Consequently, INTb may also negate as a result of these event bits being cleared when the COR register is read.

Address	Name	Access	7	6	5	4	3	2	1	0
INTERR	UPT REGISTERS									
0x00	INTERRUPT	RO	OURDLY EVENT	OTABLE SAFAT		01.100.0015	257527 00 2015	D10001111507	201122 0002 0111102	DOWED SWEET OF THE
0x01	INTERRUPT_MASK	R/W	SUPPLY_EVENT	START_EVENT	P_I_FAULT	CLASS_DONE	DETECT_CC_DONE	DISCONNECT	POWER_GOOD_CHANGE	POWER_ENABLE_CHANG
EVENT	EVENT REGISTER BITS ASSOCIATED WITH INTERRUPT REGISTER									
0x02	POWER_EVENT	RO		POWER GO	OOD CHANGE			POWER	ENABLE CHANGE	
0x03	- onen_even	CoR		1000210	70B_011/440E		TOWEN_ENABLE_ONANGE			
0x04	CLASS DETECT EVENT	RO		CLASS	S DONE		DETECT OF DONE			
0x05	CLASS_DETECT_EVENT	CoR		CLASC	S_DONE		DETECT_CC_DONE			
0x06	DISCONNECT POUT FAULT	RO		DISCON	INFOTION		DOUT FAMILY OF			
0x07	DISCONNECT_PCUT_FAULT	CoR		DISCON	INECTION		PCUT_FAULT_2P			
0x08	ILIM_START_FAULT	RO		11.154	FALILT					
0x09	ILIM_START_FAULT	CoR		ILIIVI_	FAULT		START_FAULT			
0x0A	CUPPLY EVENT	RO	OVED TEMP	VDD HVI O FAII	VDD HIVE O WARN	VDWD LIVILO	DODT DOUT	FAULT 4D	OCC FVENT	
0x0B	SUPPLY_EVENT	CoR	OVER_TEMP	VDD_UVLO_FAIL	VDD_UVLO_WARN	VPWR_UVLO	PORTnm_PCUT	_FAULT_4P	OSS_EVENT	
0x24	DOMED ON EAST	RO	DODT4 DO	UED ON EAU'T	DODES DOWER	ON FAULT	DODTO DOVICE	ON FAULT	DODTA DOW	ED ON FAULT
0x25	POWER_ON_FAULT	CoR	PORT4_POW	VER_ON_FAULT	PORT3_POWER	_ON_FAUL1	PORT2_POWER_ON_FAULT PORT1_POWER_ON_FAULT			EK_UN_FAULT

#### 4.4 POWER Event and POWER Event CoR (Address 0x02, 0x03)

				Register Addres	s: 0x02	Register Address: 0x03	
	POWER	_EVENT		Access Type: Re	ead Only	Access Type: Cl	ear on Read
				Reset: 0000 000	00	Reset: 0000 0000	
7	6	5	4	3	2	1	0
POWER_GOOD_CHANGE				POWER_ENABLE_CHANGE			
PORT4	PORT3	PORT3 PORT2 PORT1 PORT4 PORT3 PORT2				PORT1	

Bit	Name	Description
7	PORT4_POW- ER_GOOD_CHANGE	PORTn_POWER_GOOD_CHANGE
6	PORT3_POW- ER_GOOD_CHANGE	PORTn_POWER_GOOD in POWER_STATUS register changed
5	PORT2_POW- ER_GOOD_CHANGE	0 = PORTn_POWER_GOOD did not change
4	PORT1_POW- ER_GOOD_CHANGE	1 = PORTn_POWER_GOOD changed
3	PORT4_POWER_ENA- BLE_CHANGE	PORTn POWER ENABLE CHANGE
2	PORT3_POWER_ENA- BLE_CHANGE	PORTn_POWER_ENABLE in POWER_STATUS register changed
1	PORT2_POWER_ENA- BLE_CHANGE	0 = PORTn_POWER_ENABLE did not change
0	PORT1_POWER_ENA- BLE_CHANGE	1 = PORTn_POWER_ENABLE changed

For a description of what POWER\_GOOD and POWER\_ENABLE means, refer to the description in the POWER\_STATUS register.

PORTn\_POWER\_GOOD\_CHANGE indicates that PORTn\_POWER\_GOOD in the POWER\_STATUS register has changed. Any set PORTn POWER GOOD CHANGE bit will also set the POWER GOOD CHANGE BIT in the INTERRUPT register.

PORTn\_POWER\_ENABLE\_CHANGE indicates that PORTn\_POWER\_ENABLE in the POWER\_STATUS register has changed. Any set PORTn\_POWER\_ENABLE CHANGE bit will also set the POWER\_ENABLE CHANGE BIT in the INTERRUPT register.

### 4.5 CLASS\_DETECT\_EVENT and CLASS\_DETECT\_EVENT CoR (0x04, 0x05)

				Register Addres	s: 0x04	Register Address: 0x05		
	CLASS_DET	ECT_EVENT		Access Type: Re	ead Only	Access Type: Cl	Access Type: Clear on Read	
				Reset: 0000 000	00	Reset: 0000 0000		
7	6	5	4	3	2	1	0	
	CLASS_DONE				DETECT_CC_DONE			
PORT4 PORT3 PORT2 PORT1				PORT4 PORT3		PORT2 PORT1		

Bit	Name	Description			
7	PORT4_CLASS_DONE	PORTn_CLASS_DONE			
6	PORT3_CLASS_DONE	PORTn_CLASS_STATUS in PORTn_CLASS_DETECT_STATUS register was up-			
5	PORT2_CLASS_DONE	dated or changed (see also CLASS_CHANGE in 4.17 MISC (0x17)).			
4	DODT1 CLASS DONE	0 = PORTn_CLASS_STATUS was not updated nor changed.			
4	PORT1_CLASS_DONE	1 = PORTn_CLASS_STATUS was updated or changed.			
3	PORT4_DETECT_CC_DONE	PORTn_DETECT_CC_DONE			
2	PORT3_DETECT_CC_DONE	PORTn_DETECTION_STATUS in PORTn_CLASS_DETECT_STATUS register			
1	PORT2_DETECT_CC_DONE	was updated or changed (see also DETECT_CHANGE in 4.17 MISC (0x17)).			
0	PORT1_DETECT_CC_DONE	0 = PORTn_DETECTION_STATUS was not updated nor changed.			
	FORTI_DETECT_CC_DONE	1 = PORTn_DETECTION_STATUS was updated or changed.			

PORTn\_DETECT\_CC\_DONE indicates whether the PORTn\_DETECTION\_STATUS in PORTn\_CLASS\_DETECT\_STATUS has valid results. The PORTnm\_CONNECTION\_CHECK\_RESULTS in the AUTOCLASS\_CONNECTION\_CHECK register also have useful information for 4P Ports. Any set bits in the DETECT\_CC\_DONE field sets the DETECT\_CC\_DONE\_BIT in the INTERRUPT register.

One common usability issue with enabling the DETECT\_CC\_DONE\_BIT interrupt is that there tends to be a lot of detection events. One good way of reducing the number of interrupts is by also setting the DETECT\_CHANGE bit in the MISC register. When this bit is set, the PORTn\_DETECT\_CC\_DONE is only updated whenever there is a change in PORTn\_DETECTION\_STATUS, thereby reducing the number of interrupts to the system.

PORTn\_CLASS\_DONE indicates whether PORTn\_CLASS\_STATUS in PORTn\_CLASS\_DETECT\_STATUS register has valid results. The PORTn\_CLASS\_DETECT\_STATUS will always indicate RGOOD as Class Probe does not occur without RGOOD. PORTnm\_CONNECTION\_CHECK\_RESULTS also will be updated for 4P Ports. Any set PORTn\_CLASS\_DONE bits also sets CLASS\_DONE\_BIT in the INTERRUPT register.

# 4.6 DISCONNECT\_PCUT\_FAULT and DISCONNECT\_PCUT\_FAULT CoR (0x06, 0x07)

				Register Addres	s: 0x06	Register Address: 0x07	
	DISCONNECT	_PCUT_FAULT		Access Type: Re	ead Only	Access Type: Clear on Read	
				Reset: 0000 000	00	Reset: 0000 0000	
7	6	5	4	3	2	1	0
	DISCONNECTION				PCUT_FAULT_2P		
PORT4 PORT3 PORT2 PORT1				PORT4	PORT3	PORT2	PORT1

Bit	Name	Description
7	PORT4_DISCONNECTION	PORTn_DISCONNECTION
6	PORT3_DISCONNECTION	A PORTn in POWER GOOD, did not detect sufficient current to meet MPS re-
5	PORT2_DISCONNECTION	quirements, leading to a disconnection.
4	PORT1_DISCONNECTION	0 = PORTn did not disconnect. 1 = PORTn disconnected.
3	PORT4_PCUT_FAULT_2P	PORTn_PCUT_FAULT_2P
2	PORT3_PCUT_FAULT_2P	PORTn in POWER_GOOD state, was powered off because it exceeded the power
1	PORT2_PCUT_FAULT_2P	threshold defined by the pertinent PORTn_POLICE_2P register.
0	PORT1_PCUT_FAULT_2P	0 = PORTn did not encounter a PCUT fault.  1 = PORTn encountered a PCUT fault.

PORTn\_DISCONNECTION indicates a powered port was formerly in a POWER\_GOOD state is now unpowered because the PD drew sufficient current. Any set PORTn\_DISCONNECTION bits also set the DISCONNECT\_BIT in the INTERRUPT register.

PORTn\_PCUT\_FAULT\_2P indicates a powered port, formerly in a POWER\_GOOD state, is now unpowered because the PD exceeded the power limits specified by the various POLICE registers. Any set PORTn\_PCUT\_FAULT\_2P bits will set the P\_I\_FAULT\_BIT in the INTERRUPT register.

## 4.7 ILIM\_START\_FAULT and ILIM\_START\_FAULT CoR (0x08, 0x09)

				Register Addres	s: 0x08	Register Address: 0x09	
	ILIM_STAI	RT_FAULT		Access Type: Re	ead Only	Access Type: Clear on Read	
				Reset: 0000 000	00	Reset: 0000 0000	
7	6	5	4	3	2	1	0
	ILIIM_FAULT				START_FAULT		
PORT4 PORT3 PORT2 PORT1				PORT4	PORT3	PORT2	PORT1

Bit	Name	Description
7	PORT4_ILIM_FAULT	PORTn_ILIM_FAULT
6	PORT3_ILIM_FAULT	PORTn previously in POWER_GOOD state, encountered an overcurrent event, for
5	PORT2_ILIM_FAULT	longer than tLIM, leading to the port being powered down.
4	DODTA ILIM FALILT	0 = PORTn did not encounter an ILIM fault.
4	PORT1_ILIM_FAULT	1 = PORTn encountered an ILIM fault.
3	PORT4_START_FAULT	PORTn_START_FAULT
2	PORT3_START_FAULT	PORTn was still powering up encountered an overcurrent condition, for longer
1	PORT2_START_FAULT	than the tINRUSH. PORTn never achieved a POWER_GOOD status and is not
0	PORT1_START_FAULT	powered.  0 = PORTn did not encounter a start fault.  1 = PORTn encountered a start fault.

PORTn\_ILIM\_FAULT indicates that a powered port in POWER\_GOOD state is now unpowered because the port was in a current-limited state for longer than the t<sub>ILIM</sub> time limit. Any set PORTn\_ILIM\_FAULT bits will set the P\_I\_FAULT\_BIT in the INTERRUPT register.

PORTn\_START\_FAULT indicates that a powering port (POWER\_ENABLE is set but POWER\_GOOD is not set) did not reach POW-ER\_GOOD because PORTn was in a current-limited state for longer than the t<sub>INRUSH</sub> time limit. Any set PORTn\_START\_FAULT bits will set the START\_FAULT BIT in the INTERRUPT register.

## 4.8 SUPPLY\_EVENT and SUPPLY\_EVENT CoR (0x0A, 0x0B)

				Register Address: 0x0A		Register Address: 0x0B	
	SUPPLY	_EVENT		Access Type: Read Only		Access Type: Clear on Read	
				Reset: 0001 000	00	Reset: 0001 0000	
7	6	5	4	3	2	1	0
OVER_TEMP	VDD_UV- LO_FAIL	VDD_UV- LO_WARN	VPWR_UVLO	PCUT_FAULT_4P		OSS_EVENT	_
_	_	_	_	PORT34	PORT12	_	_

Bit	Name	Description
		Device temperature monitoring indicator
7	OVER_TEMP	0 = Normal temperature.
		1 = Device case temperature exceeded 125 °C.
		VDD UVLO Failure Status
6	VDD_UVLO_FAIL	0 = VDD is greater than 2.25 V.
		1 = VDD was measured to be under 2.25 V. Upon entering this condition, VDD needs to be higher than 2.6 V to exit this condition.
		VDD UVLO Warning Status
5	VDD UVLO WARN	0 = VDD is greater than 2.8 V.
	_*	1 = VDD was measured under 2.8 V. Upon entering this condition, VDD needs to be higher than 3.1 V to exit this condition.
		VPWR UVLO Status
4	VPWR_UVLO	0 = VPWR is greater than 28 V.
	_	1 = VPWR was measured to be less than 28 V. Upon entering this condition, VPWR needs to be higher than 31 V to exit this condition.
		The 4PP PD connected to PORT3 and PORT4 exceeded the power threshold defined by PORT34_POLICE_4P register, leading to a disconnection.
3	PORT34_PCUT_FAULT_4P	0 = PORT34 did not disconnect.
		1 = PORT34 encountered a PCUT fault.
		The 4PP PD connected to PORT1 and PORT2 exceeded the power threshold defined by PORT12_POLICE_4P register, leading to a disconnection.
2	PORT12_PCUT_FAULT_4P	0 = PORT12 did not disconnect.
		1 = PORT12 encountered a PCUT fault.
		Emergency shutdown affected one of the ports in the quad.
1	OSS_EVENT	0 = No emergency shutdown event.
		1 = At least one low priority port was shut down.

When one of OVER\_TEMP, VDD\_UVLO\_FAIL, VDD\_UVLO\_WARN, and VPWR\_UVLO are set, SUPPLY\_EVENT\_BIT in the INTER-RUPT register is also set. Ports are powered off; no Detection, Classification and Power can occur while these events persist.

When either PORTnm\_PCUT\_FAULT\_4P is set, the P\_I\_FAULT\_BIT in the INTERRUPT register is also set.

When then the OSS EVENT bit is set, the DISCONNECT BIT in the INTERRUPT register is also set.

# 4.9 POWER\_ON\_FAULT and POWER\_ON\_FAULT CoR (0x24, 0x25)

				Register Addres	s: 0x24	Register Addres	s: 0x25
	POWER_C	N_FAULT		Access Type: Re	ead Only	Access Type: Clear on Read	
				Reset: 0000 0000		Reset: 0000 0000	
7	6	5	4	3	2	1	0
POWER_C	POWER_ON_FAULT POWER_ON_FAULT		ON_FAULT	POWER_ON_FAULT		POWER_ON_FAULT	
PORT4 PORT3		RT3	POI	RT2	PORT1		

Bit	Name	Description
7-6	PORT4_POWER_ON_FAULT	PORTn_POWER_ON_FAULT
5-4	PORT3_POWER_ON_FAULT	While attempting to turn on a port, a fault occurred even before turning on the FET.
3-2	PORT2_POWER_ON_FAULT	00 = No Event.
		01 = Invalid Detection.
1-0	PORT1_POWER_ON_FAULT	10 = Classification Error.
		11 = Insufficient power allocation.

When PORTn\_POWER\_ON\_FAULT is set, START\_FAULT\_BIT in INTERRUPT register is also set.

### 4.10 CLASS\_DETECT\_STATUS Registers (0x0C-0x0F)

			.,	Register Address: 0x0C/0x0D/0x0E/0x0F; Port 1/2/3/4 respectively			
PORI				Access Type: Read Only			
				Reset: 0000 0000 for each PORTn_CLASS_DETECT_STATUS			
7				3	2	1	0
PORTn_CLASS_STATUS				PORTn_DETEC	CTION_STATUS		

Code	PORTn_CLASS_STATUS	Code	PORTn_DETECTION_STATUS
0000	UNKNOWN	0000	UNKNOWN
0001	Class 1	0001	Short circuit
0010	Class 2	0010	Capacitive <sup>1</sup>
0011	Class 3	0011	RLOW
0100	Class 4	0100	RGOOD
0101	_	0101	RHIGH
0110	Class 0	0110	Open circuit
0111	Overcurrent	0111	PSE to PSE <sup>2</sup>
1000	Class 5 4P SS	1000	_
1001	Class 6 4P SS	1001	_
1010	Class 7 4P SS	1010	_
1011	Class 8 4P SS	1011	_
1100	Class 4+ Type 1 Limited <sup>1</sup>	1100	<del>-</del>
1101	Class 5 DS	1101	_
1110	_	1110	
1111	Class Mismatch <sup>2</sup>	1111	MOSFET_FAULT

#### Note:

- Class 4+ Type 1 Limited is not emitted in Semi Auto Class Probe. It may occur during a Class Power On as a result of PB POWER ON
- 2. The Si3474 automatically performs a Class Reset and repeats classification.

#### Note:

- 1. Capacitive status is reported when the load capacitance is bigger than 1.5  $\mu F$  (Cpd > 1.5  $\mu F$ ).
- 2. The Si3474 is capable of detecting whether it is cross-connected to another PSE controller of a different type. In this case, the PSE to PSE Status is reported. Detection of another PSE is based on verifying the voltage level on the output (DRAINn pin) during detection.

In SEMI\_AUTO mode, the classification process is not initiated unless RGOOD is reported. When reading PORTn\_CLASS\_STATUS outside of an event handler servicing the PORTn\_CLASS\_DONE, the classification status can be unknown, or it can be the last classification status after the last RGOOD.

It is generally recommended to only read PORTn\_CLASS\_STATUS only when PORTn\_CLASS\_DONE indicates that there is useful information available.

#### 4.11 PORT\_POWER\_STATUS Register (0x10)

				Register Address: 0x10			
	PORT_POW	ER_STATUS		Access Type: Read Only			
				Reset: 0000 0000			
7	6	5	4	3	2	1	0
POWER_GOOD				POWER_ENABLE			
PORT4	PORT3	PORT2	PORT1	PORT4	PORT3	PORT2	PORT1

Bit	Name	Description
7	PORT4_POWER_GOOD	PORTn has passed through the initial inrush period and has successfully powered
6	PORT3_POWER_GOOD	up the port
5	PORT2_POWER_GOOD	0 = OFF 1 = PORTn is in POWER GOOD state
4	PORT1_POWER_GOOD	PORTn is in POWER_GOOD state after the initial t <sub>INRUSH</sub> and that the PORTn Drain is within 2 V of the Si3474 ground reference.
3	PORT4_POWER_ENABLE	PORTn_POWER_ENABLE correlates to PORTn FET ON / OFF Status.
2	PORT3_POWER_ENABLE	0 = FET is turned OFF.
1	PORT2_POWER_ENABLE	1 = FET is turned ON.
0	PORT1_POWER_ENABLE	After a PORTn_PB_POWER_ON, the PORTn_POWER_ENABLE is set after the Detection, Connection Check and Class Power On.

The main difference between the POWER ENABLE and POWER GOOD concepts is rooted in time delays.

Assume for a moment that both PORTn\_POWER\_ENABLE and PORTn\_POWER\_GOOD are both OFF, as an initial condition of this illustration.

When a PORTn\_PB\_POWER\_ON is set, there is typically a delay from that pushbutton setting to when the Si3474 starts drives the GATE of the FET to turn it on. However, between PORTn\_PB\_POWER\_ON and the GATE drive, the Si3474 may need to complete servicing other ports before starting to service the PORTn\_PB\_POWER\_ON. Even if the Si3474 began servicing the PORTn\_PB\_POWER\_ON, the port will still need to go through Detection, Connection Check and Class Power On before turning on the FET.

At the time then the Si3474 drives the FET, this is when PORTn POWER ENABLE is declared.

At this point, PORTn\_POWER\_ENABLE is ON, but PORTn\_POWER\_GOOD is still OFF. This effectively defines an initial start-up period where the port is allowed to current-limit for short t<sub>INRUSH</sub> duration in order to charge up the PD capacitors. During this time, it is possible that the FET DRAIN would be folded-back to enforce this start-up current limit. Once the t<sub>INRUSH</sub> period is over, if the DRAIN voltage is less than 2 V, this is when POWER\_GOOD state is declared, and that in the POWER\_GOOD state, both PORTn\_POWER\_ENABLE and PORTn\_POWER\_GOOD are both ON.

Once in POWER\_GOOD state, the port is then monitored for ILIM, PCUT and DISCONNECTION events. Throughout this document, POWER\_GOOD state is sometimes used to distinguish between the initial t<sub>INRUSH</sub> period and the long-term port monitoring of these events.

When a port is turned off, PORTn POWER ENABLE and PORTn POWER GOOD bits both changes to OFF simultaneously.

The POWER\_ENABLE\_CHANGE and POWER\_GOOD\_CHANGE is used to mark the transition time, as these transition times are what marks the status of both the FET, and the actions the Si3474 is performing as part of servicing that port.

## 4.12 PORT\_MODE (0x12)

				Register Address: 0x12				
PORT_MODE				Access Type: Read / Write				
				Reset: 0000 0000				
7	6	5	4	3	2	1	0	
PORT_	PORT_MODE PORT_MODE		PORT_MODE		PORT_MODE			
PORT4 PORT3		DT2	PORT2 POR		DT1			

Bit	Name	Description					
7-6	PORT4_PORT_MODE	PORTn_PORT_MODE					
5-4	PORT3_PORT_MODE	Sets the main port operating mode. SEMI_AUTO is used in managed power u case. AUTO mode is used in unmanaged power use case. MANUAL mode is					
3-2	PORT2_PORT_MODE	generally for debug only.					
	PORT1_PORT_MODE	00 = Set PORTn to SHUTDOWN Mode.					
		01 = Set PORTn to MANUAL Mode.					
1-0		10 = Set PORTn to SEMI_AUTO Mode.					
		11 = Set PORTn to AUTO Mode.					
		See 4.14 DETECT_CLASS_ENABLE (0x14) and 4.19 PB_POWER_ENABLE (0x19).					

Setting PORTn\_PORT\_MODE to SHUTDOWN clears numerous port registers, and possibly the associated INTERRUPT bits. Refer to description of PORTn\_PB\_POWER\_OFF in PB\_POWER\_ENABLE for this list.

Outside of the host setting PORTn\_PORT\_MODE, PORTn\_PORT\_MODE can be set to SHUTDOWN when RESET\_QUAD is set.

After setting SEMI\_AUTO in PORTn\_PORT\_MODE, PORTn\_CLASS\_ENABLE and PORTn\_DETECT\_CC\_ENABLE in DETECT\_CC\_ENABLE should also be set to begin continuous Detection, Connection Check and Class Probe. Refer to DETECT\_CLASS\_ENABLE register.

## 4.13 DISCONNECT\_ENABLE (0x13)

				Register Address: 0x13			
	DISCONNEC	CT_ENABLE		Access Type: Read / Write			
				Reset: 0000 1111			
7	6	5	4	3	2	1	0
		DISCONNECT_ENABLE					
		PORT4	PORT3	PORT2	PORT1		

Bit	Name	Description
3	PORT4_DISCONNECT_ENA- BLE	PORTn_DISCONNECT_ENABLE
2	PORT3_DISCONNECT_ENA- BLE	Defines operation of a port in POWER GOOD state, whether or not to allow disconnection if the PD does not draw sufficient current and does not meet MPS
1	PORT2_DISCONNECT_ENA- BLE	requirements. Overcurrent and PCUT faults will still result in a disconnection.  0 = Keep port power even if PD current too low.
0	PORT1_DISCONNECT_ENA- BLE	1 = Normal Disconnection Monitoring.

## 4.14 DETECT\_CLASS\_ENABLE (0x14)

				Register Address: 0x14			
	DETECT_CLA	ASS_ENABLE		Access Type: Read / Write			
				Reset: 0000 0000			
7	6	5	4	3	2	1	0
CLASS_ENABLE				DETECT_CC_ENABLE			
PORT4	PORT3	PORT2	PORT1	PORT4	PORT3	PORT2	PORT1

Bit	PORTn_CLASS_EN ABLE	PORTn_DE- TECT_CC_ENABLE	Description
7/3	PORT4_CLASS_EN ABLE	PORT4_DE- TECT_CC_ENABLE	PORTn_CLASS_ENABLE / PORTn_DETECT_CC_ENABLE
6/2	PORT3_CLASS_EN ABLE	PORT3_DE- TECT_CC_ENABLE	It is more useful to describe CLASS_ENABLE and DETECT_CC_ENABLE together. CLASS_ENABLE is shown on the left; DETECT_CC_ENABLE shown on the right.
5 / 1	PORT2_CLASS_EN ABLE	PORT2_DE- TECT_CC_ENABLE	If PORTn_MODE in SEMI_AUTO
			00 = No Operation
			01 = Continuous Detection and Connection Check
			10 = Not supported
			11 = Continuous Detection, Connection Check and Class Probe
			If PORTn_MODE in AUTO
			00 = No Operation
			01 = Not supported
4/0	PORT1_CLASS_EN ABLE	PORT1_DE- TECT CC ENABLE	10 = Not supported
	ABLE	TECT_CC_ENABLE	11 = Continuous Detection, Connection Check and Class Probe until a PD is detected. When a PD is detected, a Class Power On is initiated, followed by a turning on the port. In effect, it is as though the Si3474 received a PORTn_PB_POWER_ON.
			If PORTn_MODE in MANUAL
			Use PB_DETECT_CLASS instead
			If PORTn_MODE in SHUTDOWN
			Set up PORTn_PORT_MODE first

PORTn\_CLASS\_ENABLE and PORTn\_DETECT\_CC\_ENABLE are cleared when the following occur:

- 1. PORTn PORT MODE set to SHUTDOWN.
- 2. PORTn\_PB\_POWER\_OFF in PB\_POWER\_ENABLE is set.
- 3. PORTn\_RESET\_PORT in PB\_RESET is set.
- 4. OSS EVENT in SUPPLY EVENT is set as a result of an emergency shutdown.
- 5. RESET\_QUAD is set.

The DETECT\_CLASS\_ENABLE register is intended for use when PORTn\_PORT\_MODE is either in SEMI\_AUTO or AUTO only.

If PORTn\_PORT\_MODE is MANUAL, the corresponding bits in PB\_DETECT\_CLASS are set; refer to PB\_DETECT\_CLASS for additional operational description.

If PORTn\_PORT\_MODE is SHUTDOWN, PORTn\_PORT\_MODE must be initialized first as this is an invalid operation.

# 4.15 POWER\_PRIORITY\_PCUT\_DISABLE (0x15)

				Register Address: 0x15				
Р	ORT_PRIORITY	_PCUT_DISABL	E	Access Type: Read / Write				
				Reset: 0000 0000				
7	6	5	4	3	2	1	0	
	PORT_POWER_PRIORITY				DISABLE_PCUT			
PORT4	PORT3	PORT2	PORT1	PORT4	PORT3	PORT2	PORT1	

Bit	Name	Description
7	PORT4_POWER_PRIORITY	PORTn_PORT_POWER_PRIORITY
6	PORT3_POWER_PRIORITY	Defines the Port Power Priority for use when MULTIBIT PRIORITY ENABLE = 0.
5	PORT2_POWER_PRIORITY	0 = OSS event does not shut down PORTn.
4	PORT1_POWER_PRIORITY	1 = OSS event shuts down PORTn  PORTn_PORT_POWER_PRIORITY is cleared when RESET_QUAD is set.
		An OSS event occurs when the OSS pin goes high. Every lower priority port experiences a PORTn_PB_POWER_OFF. Refer to PORTn_PB_POWER_OFF for additional details of what registers are cleared,
3	PORT4_DISABLE_PCUT	PORTn_DISABLE_PCUT
2	PORT3_DISABLE_PCUT	Defines operation of a port in POWER GOOD state, whether or not to pow-
1	PORT2_DISABLE_PCUT	er down PORTn if the PD exceeds port power limits defined in PORTn_PO-
0	PORT1_DISABLE_PCUT	LICE_2P or PORTnm_POLICE_4P. For additional 4P behavior, refer to See also 4.28 ILIM_PCUT_DISCONNECT_4P (0x2D).  Overcurrent faults and PD Disconnection will still result in a disconnection.  0 = Normal PCUT Monitoring.  1 = Keep port power even if PD exceeds POLICE register limits  Although the port power is not removed, PORTn_PCUT_FAULT_2P or PORTnm_PCUT_FAULT_4P events are reported, leading to an interrupt. The interrupt may be cleared by increasing the related PORTn_POLICE_2P or PORTnm_POLICE_4P registers.

# 4.16 TIMING\_CONFIG (0x16)

				Register Addres	s: 0x16		
TLIM				Access Type: Read / Write			
			Reset: 0000 0000				
7	6	5	4	3	2	1	0
TL	TLIM TSTART		TOVLD		TMPDO		
PORT1 t	PORT1 to PORT4 PORT1 to PORT4		PORT1 to PORT4 PORT1 to PORT4			o PORT4	

Bit	Name	Description
		ILIM FAULT Timing
		Specifies minimum t <sub>LIM</sub> when PORTn_MAX_ILIM is set. This setting defines the minimum period for which an overcurrent event is tolerated without turning off the port. This setting applies for all ports in the quad.
		00 = 60 ms
7-6	TLIM	01 = 15 ms
		10 = 10 ms
		11 = 6 ms
		When using the Si3474A-A01 or Si3470B-A01, a FLASH Update is required for TLIM to operate as documented. Contact Skyworks for details.
		START FAULT Timing
	TSTART	When the port is powering up, if the port is still current limiting after the t <sub>INRUSH</sub> period, the port is shut off. This setting applies for all ports in the quad
5-4		00 = 60 ms
		01 = 30 ms
		10 = 120 ms
		11 = Reserved
		PCUT FAULT Timing
		A PD drawing power that exceeds the policing power limits for longer than t <sub>OVLD</sub> will result in the port shut off. This setting applies for all ports in the quad.
3-2	TOVLD	00 = 60 ms
		01 = 30 ms
		10 = 120 ms
		11 = 240 ms
		DISCONNECTION Delay Timing
		A PD drawing too little current for longer than the $t_{\text{MPDO}}$ will result in a disconnection. This setting applies to all ports in the quad.
1-0	TMPDO	00 = 360 ms
		01 = 90 ms
		10 = 180 ms
		11 = 720 ms

# 4.17 MISC (0x17)

				Register Addres	s: 0x17		
MISC				Access Type: Read / Write			
				Reset: 1000 0000			
7	6	5	4	3	2	1	0
INTER- RUPT_PIN_E NABLE	CAP_MEAS_E NABLE	_	MULTI- BIT_PRIORI- TY_ENABLE	CLASS_CHAN GE	DE- TECT_CHANG E	_	_

Bit	Name	Description					
		Enables INTb pin output drive.					
7	INTERRUPT_PIN_ENABLE	0 = Enable					
		1 = Disable					
		Enables Capacitance Measurement on PORTn_DETECT_CAPACITANCE.					
		0 = Enable					
6	CAP_MEAS_ENABLE	1 = Disable					
		When using the Si3474A-A01 or Si3474B-A01, a FLASH Update is needed for Capacitive Measurement to function as documented. Contact Skyworks for more details.					
	MULTIBIT_PRIORITY_ENABLE	Enables Multibit Port Priority.					
4		0 = Single Bit Port Priority. See also PORTn_PORT_POWER_PRIORITY.					
		1 = Multibit Port Priority. See also PORTn_MULTIBIT_PRIORITY.					
		Defines whether CLASS_DONE events in CLASS_DETECT_STATUS register are set whenever the PORTn_CLASS_STATUS is updated, or only when it changes.					
3	CLASS_CHANGE	0 = Report CLASS_DONE when CLASS_STATUS is updated.					
		1 = Report CLASS_DONE when CLASS_STATUS changes.					
2	DETECT CHANGE	Defines whether the DETECT_CC_DONE events in CLASS_DETECT_STATUS register are set whenever the PORTn_DETECTION_STATUS is updated, or only if it changes.					
	DETECT_CHANGE	0 = Report DETECT_CC_DONE when DETECTION_STATUS is updated.					
		1 = Report DETECT_CC_DONE when DETECTION_STATUS changes.					

# 4.18 PB\_DETECT\_CLASS (0x18)

				Register Address: 0x18			
	PB_DETEC	CT_CLASS		Access Type: Write Only			
				Reset: 0000 0000			
7	6	5	4	3	2	1	0
	RESTART_CLASS			RESTART_DETECT			
PORT4	PORT3	PORT2	PORT1	PORT4	PORT3	PORT2	PORT1

Bit	PORTn_RE- START_CLASS	PORTn_RE- START_DETECT	Description
7/3	PORT4_RE- START_CLASS	PORT4_RE- START_DETECT	PORTn_RESTART_CLASS / PORTn_RESTART_DETECT  It is best to view these RESTART_CLASS and RESTART_DETECT together.
6 / 2	PORT3_RE- START_CLASS	PORT3_RE- START_DETECT	As a shortcut, RESTART_CLASS will be shown below as the 'left bit', while RESTART_DETECT is shown as the 'right' bit.
5 / 1	PORT2_RE- START_CLASS	PORT2_RE- START_DETECT	The intended use case of this register is in MANUAL mode. By definition, MANUAL mode is used for debug only.
4/0	PORT1_RE- START_CLASS	PORT1_RE- START_DETECT	00 - No operation 01 - Single Detection and Connection Check 10 - Invalid Setting
			11 - Single Detection, Connection Check and Classification without powering the port (e.g., Class Probe).

PB\_DETECT\_CLASS is intended for use when PORTn\_PORT\_MODE is MANUAL and is not intended for use in SEMI\_AUTO or AUTO.

However, if PB\_DETECT\_CLASS is used while the PORTn\_PORT\_MODE is SEMI\_AUTO or AUTO, the respective bits are transferred over to the DETECT\_CLASS\_ENABLE.

#### 4.19 PB\_POWER\_ENABLE (0x19)

				Register Address: 0x19			
	PB_POWE	R_ENABLE		Access Type: Write Only			
				Reset: 0000 0000			
7	6	5	4	3	2	1	0
	PB_POWER_OFF			PB_POWER_ON			
PORT4	PORT3	PORT2	PORT1	PORT4	PORT3	PORT2	PORT1

Bit	Name	Description
7	PORT4_PB_POWER_OFF	PORTn_PB_POWER_OFF
6	PORT3_PB_POWER_OFF	Initiates Pushbutton OFF.
5	PORT2_PB_POWER_OFF	0 = Do Nothing
4	PORT1_PB_POWER_OFF	1 = Power OFF PORT n
3	PORT4_PB_POWER_ON	PORTn_PB_POWER_ON
2	PORT3_PB_POWER_ON	Initiates Pushbutton ON.
1	PORT2_PB_POWER_ON	0 = Do Nothing
0	PORT1_PB_POWER_ON	1 = Power ON PORT n

When a PORTn\_PB\_POWER\_OFF is set, all bits associated with the PORTn being Powered OFF are set to its default reset values, which are mostly cleared with a few exceptions. This list also applies to OSS\_EVENT, PORTn\_RESET\_PORT. This list also applies to OSS\_EVENT, PORTn\_RESET\_PORT and when PORTn\_PORT\_MODE is set to SHUTDOWN.

- PORTn\_POWER\_ENABLE
- PORTn\_POWER\_GOOD
- PORTn\_CLASS\_DONE
- PORTn\_DETECT\_CC\_DONE
- PORTn\_DISCONNECTION
- PORTn\_PCUT\_FAULT\_2P
- PORTnm\_PCUT\_FAULT\_4P
- PORTn\_ILIM\_FAULT
- PORTn START FAULT
- · PORTn CLASS STATUS
- PORTn\_DETECTION\_STATUS
- PORTn\_CLASS\_ENABLE
- PORTn\_DETECT\_CC\_ENABLE
- PORTnm\_CONNECTION\_CHECK\_RESULTS
- PORTn\_POWER\_ON\_FAULT
- PORTnm\_ILIM\_BEHAVIOR
- PORTnm\_PCUT\_BEHAVIOR
- PORTnm\_DISCONNECT\_THRESH
- PORTnm\_PCUT\_ENABLE
- PORTn CURRENT
- PORTn\_VOLTAGE
- PORTn PGOOD FOLDBACK
- PORTn\_INRUSH\_FOLDBACK
- PORTn\_DETECT\_RESISTANCE
- PORTn\_DETECT\_CAPACITANCE
- PORTn\_ASSIGNED\_CLASS
- PORTn\_REQUESTED\_CLASS

- PORTn\_AUTOCLASS POWER
- PORTn POLICE 2P
- PORTnm POLICE 4P

If the host sets a PORTn\_PB\_POWER\_ON, the PORTn\_PORT\_MODE is in SEMI\_AUTO, it is expected that the PORTnm\_PORT\_AL-LOCATION, PORTn CLASS ENABLE, and PORTn DETECT CC ENABLE are already initialized.

Prior Detection, Connection Check and Class Probes that has already started are allowed to complete first. A new Detection, Connection Check and Classification are performed before the FET is finally turned on. If any faults occurred prior to the FET turn on, these are reported as PORTn\_POWER\_ON\_FAULT events.

Once the FET is turned on, the PORTn\_POWER\_ENABLE is set. There is a short tINRUSH period to allow the PD to charge up their capacitors. After the tINRUSH if the PORTn DRAIN voltage does not settle to under 2V, the port is disconnected and a PORTn START FAULT is issued.

On the other hand, if the DRAIN voltage is under 2V, PORTn\_POWER\_GOOD is issued and the port has reaches POWER\_GOOD state.

PORTn\_POLICE\_2P and PORTnm\_POLICE\_4P are initialized automatically based on PORTn\_ASSIGNED\_CLASS these registers are used later to check if the PD is exceeding its power budget. If the PD exceeds the negotiated power thresholds dictated by the various PORTn\_PCUT\_FAULT\_2P, PORTnm\_PCUT\_FAULT\_4P events would occur.

If PORTn\_AUTO\_AUTOCLASS is set and if the PD is Autoclass-capable, the PORTn\_POLICE\_2P and PORTnm\_POLICE\_4P are updated based on PORTn\_AUTOCLASS\_POWER. At any time after the Si3474 updates the PORTn\_POLICE\_2P and PORTnm\_POLICE\_4P registers, the host can choose to manage power by overwriting these police registers. The host can compute actual PD power by monitoring PORTn\_CURRENT and PORTn\_VOLTAGE and may choose to increase or decrease port power as part of power management.

If the host chooses to decrease police registers, it may choose to also set the PORTn\_PCUT\_DISABLE so that it can be informed that a PD exceeded the police register thresholds without turning off power to the PD.

In addition, the Si3474 also monitors for disconnections (PORTn\_DISCONNECTION), current limit events (PORTn\_ILIM\_FAULT).

Typically, it is expected that PORTn\_PB\_POWER\_ON to be set with both the PORTn\_CLASS\_ENABLE and the PORTn\_DETECT\_CC\_ENABLE both set also. However, there is a special use case in MANUAL mode that would allow Detection, Connection Check and Classification to be skipped. If the host sets PORTn\_PB\_POWER\_ON with the PORTn\_PORT\_MODE is in MANUAL Mode, and if PORTn\_CLASS\_ENABLE = 0 and PORTn\_DETECT\_CC\_ENABLE = 0, Detection, Connection Check and Classification are all skipped and the port is powered on immediately. The PORTn\_POLICE\_2P and PORTnm\_POLICE\_4P are initialized based on PORTnm\_POWER\_ALLOCATION instead of PORTn\_ASSIGNED\_CLASS.

# 4.20 PB\_RESET (0x1A)

			Register Addres	Address: 0x1A			
	PB_R	ESET		Access Type: Write Only			
				Reset: 0000 0000			
7	6	5	4	3	2	1	0
CLEAR_ALL_I NTS	CLEAR_INT_P IN		RESET_QUAD	RESET_PORT			
EIGHT PORTS	NONE		PORT1 to PORT4	PORT4	PORT3	PORT2	PORT1

Bit	Name	Description
		Clears the INTb pin by clearing all events on both Quads.
7	CLEAR_ALL_INTS	0 = Do Nothing
		1 = Clear all events in all ports (both Quads) and negate INTb
		Clears the INTb pin directly in hardware without affecting any event bits.
6	CLEAR_INT_PIN	0 = Do Nothing
		1 = Clear INTb pin
		Registers in the current quad are initialized to Reset defaults. Registers in the other quad are unaffected.
4	RESET_QUAD	0 = Do Nothing
		1 = Reset registers in the Quad to reset defaults
3	PORT4_RESET_PORT	PORTn_RESET_PORT
2	PORT3_RESET_PORT	Initiates Port Reset
1	PORT2_RESET_PORT	0 = Do Nothing
0	PORT1 RESET PORT	1 = Associated PORTn Registers are set to Reset Default values
	I ONTI_NESET_FORT	Refer to PORTn_PB_POWER_OFF for a list of registers initialized to Reset Default Values. If the port is powered, it will be shut off.

PORTn\_RESET\_PORT clears event register similar to that of PORTn\_PB\_POWER\_OFF. If PORTn is powered, the port will be shut off. Refer to PORTn\_PB\_POWER\_OFF for the list of register that are set to Reset default values. The main difference between PORTn\_RESET\_PORT and PORTn\_PB\_POWER\_OFF is that PORTn\_RESET\_PORT may be used regardless of what the PORTn\_PORT\_MODE is.

#### 4.21 VENDOR\_ID (0x1B), FIRMWARE\_REVISION (0x41), CHIP\_REVISION (0x43)

	VEND	OP ID		Register Address: 0x1B			
VENDOR_ID				Access Type: Read Only			
7	6	5	4	3	2	1	0
	MANUFACTURER_ID					IC_ID	
0	1	0	0	0	1	0	1

					Register Address: 0x41					
	FIRMWARE_REVISION				Access Type: Read Only					
7	6 5 4 3 2 1					0				
	MAJOR_REVISION				MINOR_REVISION					
?	?	?	? ? ? ?							

	CUID D	TVICION		Register Addres	s: 0x43		
	CHIP_K	EVISION		Access Type: Read Only			
7	6	5	4 3 2 1 0				
	CHIP_REVISION						
?	?	?	? ? ? ? ?				

The purpose of MANUFACTURER\_ID in the VENDOR\_ID register is to allow the host to determine the manufacturer of the device in the presence of a multi-source design. This allows the host to make adjustments to the software to make adjustments to system software due to chip behavior across different vendors. The CHIP\_ID effectively defines the product as an Si347x-Class device. Together, the MANUFACTURER\_ID and the CHIP\_ID is an overall identifier of a class of chips that may be similar to competitive offerings.

The VENDOR\_ID is therefore static and does not change across revisions in either hardware or firmware.

The CHIP\_REVISION tracks Si3474 hardware revisions.

The FIRMWARE\_REVISION tracks firmware revisions. The upper nibble is a "major" revision, while the lower nibble is a "minor" revision.

Ordering Part Number	Chip Revision
Si3474A-A01-IM	0x01
Si3474B-A01-IM	0x00

# 4.22 AUTOCLASS\_CONNECTION\_CHECK (0x1C)

				Register Addres	s: 0x1C			
AU	JTOCLASS_CON	INECTION_CHE	СК	Access Type: Read / Write				
				Reset: 0000 0000				
7	6	5	4	3	2	1	0	
	AUTOCLASS_DETECTED				CONNECTION_CHECK_RESULTS			
PORT4	PORT3	PORT2	PORT1	PORT34 PORT12			RT12	

Bit	Name	Description					
7	PORT4_AUTOCLASS_DETECTED	PORTn_AUTOCLASS_DETECTED					
6	PORT3_AUTOCLASS_DETECTED	Indicates that the PD is Autoclass-capable and that the classification occurred on PORTn of a 4P Port					
5	PORT2_AUTOCLASS_DETECTED	0 = PD not Autoclass-capable					
4	PORT1_AUTOCLASS_DETECTED	1 = PD is Autoclass-capable					
3	PORT34_CONNEC-	PORTnm_CONNECTION_CHECK_RESULTS					
2	TION_CHECK_RESULTS	PORTnm Connection Check Results					
1	-	00 = UNKNOWN					
		01 = Single Signature					
	PORT12_CONNEC- TION_CHECK_RESULTS	10 = Dual Signature					
0		11 = Invalid					
		Available when PORTn_DETECT_CC_DONE event is set. But since there is no interrupt for this, PORTn_CLASS_DONE can be used instead					

The AUTOCLASS\_CONNECTION\_CHECK is set to Reset default values when these occur:

- 1. PORTn\_PORT\_MODE = SHUTDOWN
- 2. PORTn\_PB\_POWER\_OFF = 1
- 3. PORTn\_RESET\_PORT = 1
- 4. OSS\_EVENT
- 5. RESET\_QUAD = 1

### 4.23 PORT1\_POLICE\_2P to PORT4\_POLICE\_2P, PORT12\_POLICE\_4P, PORT34\_POLICE\_4P (0x1E - 0x21, 0x2A, 0x2B)

Name	Address	Access Type	Reset	7	6	5	4	3	2	1	0
PORT1_POLICE_2P	0x1E	R/W	1111 1111	D∩DTr	POLIC	`E 2D					
PORT2_POLICE_2P	0x1F	R/W	1111 1111	OKIII	i_i OLic	/L_ZI					
PORT3_POLICE_2P	0x20	R/W	1111 1111	Minimu * 0.5 W		CUT Thi	reshold	(Watts)	= PORTi	n_POLI	CE_2P
PORT4_POLICE_2P	0x21	R/W	1111 1111	0.5 0							
PORT12_POLICE_4P	0x2A	R/W	1111 1111	PORT	m_POL	ICE_4P					
PORT34_POLICE_4P	0x2B	R/W	1111 1111		m 4P P		reshold	(Watts) :	= PORTi	nm_PO	-

PORTn\_POLICE\_2P and PORTnm\_POLICE\_4P are registers that are initialized by the Si3474 as part of PORTn\_PB\_POWER\_ON. The PORTnm\_POWER\_ALLOCATION, in conjunction with the PD Requested Class will negotiate to an ASSIGNED\_CLASS. The PCUT thresholds are then set by the Si3474.

For 4PP Ports, the PCUT thresholds are evaluated for individual 2P Ports against the PORTn\_POLICE\_2P thresholds, then the power from the two 2P ports are then added and evaluated against the PORTnm POLICE 4P thresholds.

Any of these police registers can be adjusted based on the actual power used by the port. Once the port has achieved a POW-ER\_GOOD state, the police registers can be written and the Si3474 will then evaluate power thresholds as set by these police registers.

It is important to note that the power values represented in the police register interfaces are MINIMUM threshold. The actual internal thresholds are increased by 5%.

PORTn POLICE 2P are set to Reset Default Values when:

- 1. Setting PORTn PORT MODE = SHUTDOWN
- 2. Setting PORTn\_PB\_POWER\_OFF
- 3. Setting PORTn\_RESET\_PORT
- 4. Setting RESET\_QUAD
- 5. OSS Event

#### 4.24 PORT\_REMAP (0x26)

				Register Addres	s: 0x26				
	PORT_REMAP				Access Type: Read / Write				
			Reset: 11 10 01 00						
7	6	5	4	3	2	1	0		
REI	MAP	REN	REMAP		/AP	REMAP			
РО	RT4	PO	RT3	PORT2 PORT1					

Bit	Name	Description
7-6	PORT4_REMAP	PORTn_REMAP
5-4	PORT3_REMAP	PORTn REMAP defines the physical pins used when referencing the logical con-
3-2	PORT2_REMAP	cept called "PORTn"
		00 = Use physical pins GATE1, DRAIN1, SENSE1
		01 = Use physical pins GATE2, DRAIN2, SENSE2
		10 = Use physical pins GATE3, DRAIN3, SENSE3
1-0	PORT1_REMAP	11 = Use physical pins GATE4, DRAIN4, SENSE4
		PORTnm_2P4P_MODE must be written, using a single write, immediately after reset along with PORTnm_2P4P_MODE in POWER_ALLOCATION.
		For example, the concept called "PORT4", by default, uses DRAIN4. The PORT4_REMAP field is therefore '11'.

The port remapping feature allows the host to rearrange the sequencing of the Si3474 ports so that it better aligns to the end product's port alignment.

There are some restrictions to be aware of:

- 1. A Physical Port must appear, and may only appear in one Logical Port.
- 2. If two 2P Ports form a 4P Port, the two 2P Ports must both be listed on the same PORT\_REMAP Nibble (e.g., both on upper nibble or both on lower nibble).

Figure 4.1 RJ45 Example Layouts on page 59 shows a graphic illustration of how to create a logical-to-physical mapping by first starting with a sketch of where the DRAIN pins would line up to where your RJ45 jacks would be.

If the same physical pin code is assigned to more than one PORTn\_REMAP field, the Si3474 rejects the setting. It is best to confirm if the Si3474 accepted the remap setting by reading back PORT\_REMAP register.

The PORT\_REMAP register is one of two registers that must be written once immediately after reset. Even if the intention is to use the default PORT\_REMAP, PORT\_REMAP must be written with 0xE4. Without this, the Si3474 will not function.

Once PORT\_REMAP is written, ONLY a hardware reset can be used to allow PORT\_REMAP to be written again.




Figure 4.1. RJ45 Example Layouts

#### 4.25 PORTn\_MULTIBIT\_PRIORITY (0x27, 0x28)

Name	Address	Access Type	Reset	7	6	5	4	3	2	1	0
PORT1_PORT2_MUL TIBIT_PRIORITY	0x27	R/W	0000 0000	PORT	2_MULT T	TIBIT_PI Y	RIORI-	PORT	1_MULT T	TBIT_PF Y	RIORI-
PORT3_PORT4_MUL TIBIT_PRIORITY	0x28	R/W	0000 0000	PORT	4_MUL1 T	TIBIT_PI Y	RIORI-	PORT	3_MULT T	TBIT_PF Y	RIORI-

Address	Bit	Name	Description				
0x27	6-4	PORT2_MULTIBIT_PRIORITY	PORTn_MULTIBIT_PRIORITY				
0x27	2-0	PORT1_MULTIBIT_PRIORITY	MULTIBIT_PRIORITY_ENABLE in MISC register must be set for				
0x28	6-4	PORT4_MULTIBIT_PRIORITY	PORTn_MULTIBIT_PRIORITY to take effect PORTn_MULTIBIT_PRI-ORITY defines the OSS Code needed to turn PORTn off.				
		111 = Receiving OSS Code 111 or lower shuts down PORTn (lowest priority).					
			110 = Receiving OSS Code 110 or lower shuts down PORTn.				
			101 = Receiving OSS Code 101 or lower shuts down PORTn.				
			100 = Receiving OSS Code 100 or lower shuts down PORTn.				
0x28	2-0	PORT3_MULTIBIT_PRIORITY	011 = Receiving OSS Code 011 or lower shuts down PORTn.				
			010 = Receiving OSS Code 010 or lower shuts down PORTn.				
			001 = Receiving OSS Code 001 or lower shuts down PORTn.				
			000 = Receiving OSS Code 000 shuts down the port (highest priority).				
			Note that the higher the PORTn_MULTIBIT_PRIORITY setting, the more OSS Codes that can shut it down. As such, the lower the PORTn_MULTIBIT_PRIORITY is, the higher the priority of the port.				

If MULTIBIT\_PRIORITY\_ENABLE = 1, then PORT1\_PORT2\_MULTIBIT\_PRIORITY and PORT3\_PORT4\_MULTIBIT\_PRIORITY defines port power priority and governs OSS action. See 2.7.3 Class Power On for figures showing the operation and timing diagram of the OSS pin in multi-bit mode. The most significant bit is sent first. The priority for PORTn is defined by a 3-bit specified by PORTn\_MULTIBIT\_PRIORITY. A port whose priority setting is '000' has the highest priority; priority setting of '111' has the lowest priority. When the host system wants certain priority ports be shut down, it will transmit the "shutdown code" over the OSS pin Ports whose port priority settings are greater than or equal to the received shutdown code will be turned off For example, a received OSS shutdown code of '101' will shut down ports whose port priority settings are '101', '110' or '111'


# 4.26 POWER\_ALLOCATION (0x29)

				Register Addres	s: 0x29			
	POWER _A	LLOCATION		Access Type: Re	ead / Write			
				Reset: 0000 000	0			
7	6	5	4	3	2	1	0	
2P4P_MODE	P_MODE POWER_ALLOCATION			2P4P_MODE POWER_ALLOCATION				
PORT34				PORT12				

Bit	Name	Description
7	PORT34_2P4P_MODE	PORTnm_2P4P_MODE
3	PORT12_2P4P_MODE	Assigns whether if PORTn and PORTm should be treated as separate 2P Ports, or should be combined into a single PORTnm 4PP  0 = PORTn and PORTm are separate 2P Ports  1 = PORTn and PORTm combine as PORTnm 4PP  PORTnm_2P4P_MODE must be initialized immediately after reset, using a single write, along with PORTn REMAP
6-4	PORT34_POWER_ALLOCA- TION	DODTom DOWED ALLOCATION
2-0	PORT12_POWER_ALLOCA- TION	PORTnm_POWER_ALLOCATION

PORTnm_2P4P_ MODE	PORTnr	n_POWER	R_ALLO-	4PP Port Single Signature	4PP Port Dual Signature	2PP Port
MODE	Bit 2	Bit 1	Bit 0	Single Signature	Duai Signature	
0	0	0	0			15 W Class 3 + 15 W Class 3
0	0	1	1			30 W Class 4 + 30 W Class 4
0	1	X	X			
1	0	0	0	15 W Class 3	7 W Class 2 + 7 W Class 2	
1	0	0	1			
1	0	1	0			
1	0	1	1	30 W Class 4	15 W Class 3 + 15 W Class 3	
1	1	0	0	45 W Class 5	30 W Class 4 + 15 W Class 3	
1	1	0	1	60 W Class 6	30 W Class 4 + 30 W Class 4	
1	1	1	0	75 W Class 7	45 W Class 5 + 30 W Class 4	
1	1	1	1	90 W Class 8	45 W Class 5 + 45 W Class 5	

# 4.27 TEMPERATURE (0x2C)



# 4.28 ILIM\_PCUT\_DISCONNECT\_4P (0x2D)

ILIM\_PCUT\_DISCONNECT\_4P

Register Address: 0x2D

Access Type: Read/Write\*

\*The upper nibble of this register is read/write while the lower

nibble is read-only.

Reset: 00 00 11 00

7	6	5	4	3	2	1	0
ILIM_BE	HAVIOR	PCUT_BI	EHAVIOR	PCUT_ENABLE		DISCONNEC	CT_THRESH
PORT34	PORT12	PORT34	PORT12	PORT34	PORT12	PORT34	PORT12

Bit	Name	Description
7	PORT34_ILIM_BEHAVIOR	PORTnm_ILIM_BEHAVIOR
6	PORT12_ILIM_BEHAVIOR	Defines 4PP ILIM Behavior when an ILIM fault occurs on one of the 2PP ports  0 = Only the faulting port is turned off  1 = Both ports are turned off
5	PORT34_PCUT_BEHAVIOR	PORTnm_PCUT_BEHAVIOR
4	PORT12_PCUT_BEHAVIOR	Defines 4PP ILIM Behavior when a PCUT fault occurs on one of the 2PP ports  0 = Only the faulting port is turned off  1 = Both ports are turned off
3	PORT34_PCUT_ENABLE	PORTnm_PCUT_ENABLE
2	PORT12_PCUT_ENABLE	Defines 4PP PCUT Enable  0 = 4PP PCUT is disabled  1 = 4PP PCUT is enabled
1	PORT34_DISCON- NECT_THRESH	PORTnm_DISCONNECT_THRESH
0	PORT12_DISCON- NECT_THRESH	Status of which 4PP Disconnection Threshold the Si3474 chose  0 = Si3474 chose disconnection threshold for SS Class 0-4  1 = Si3474 chose disconnection threshold for SS Class 5-8

ILIM\_PCUT\_DISCONNECT\_4P is initialized to Reset default behavior when the following occurs:

- 1. PORTn\_PORT\_MODE = SHUTDOWN
- 2. PORTn\_PB\_POWER\_OFF = 1
- 3. PORTn\_RESET\_PORT = 1
- 4. OSS\_EVENT
- 5. RESET\_QUAD = 1

#### 4.29 Parametric Measurement Registers (0x2E - 0x3F)

VPWR, PORTn VOLTAGE and PORTn CURRENT are each 14-bit registers straddled across two bytes.

The host must use an SMBus Burst Read of 16-bits so for proper the proper LSB / MSB pairing. An improper LSB / MSB pairing will result in a 256 code error if the measurement happens to be near a multiple of 256.

All of the 16-bit registers begin at an even byte. The SMBus Burst Read should therefore have an even Register Address. The first byte returned from the SMBus Read would be the LSB, followed by the MSB.

VPWR can be read at any time.

PORTn\_VOLTAGE and PORTn\_CURRENT can be read as long as the port is in POWER\_GOOD state. PORTn\_VOLTAGE and PORTn\_CURRENT are cleared when the following occurs:

- 1. PORTn\_PORT\_MODE = SHUTDOWN
- 2. PORTn\_PB\_POWER\_OFF = 1
- $3.PORTn_RESET_PORT = 1$
- 4. OSS EVENT
- 5. RESET QUAD = 1

# 4.30 VPWR, PORT1\_VOLTAGE, PORT2\_VOLTAGE, PORT3\_VOLTAGE, PORT4\_VOLTAGE (0x2E/0x2F, 0x32/0x33, 0x36/0x37, 0x3A/0x3B, 0x3E/0x3F)

Name	Address	Access Type	Reset	7	6	5	4	3	2	1	0
VPWR_LSB	0x2E	RO	???? ????	VPWR \	/oltage (	in volts) =	: 60 * ( ( )	VPWR_M	SB << 8)	+ VPWR	LSB)/
VPWR_MSB	0x2F	RO	00?? ????				16	384			
PORT1_VOLTAGE_LSB	0x32	RO	0000 0000								
PORT1_VOLTAGE_MSB	0x33	RO	0000 0000								
PORT2_VOLTAGE_LSB	0x36	RO	0000 0000								
PORT2_VOLTAGE_MSB	0x37	RO	0000 0000	PORT	n Voltage	( in volts)	) = 60 * (	( PORTn	_VOLTAC	SE_MSB ·	<< 8) +
PORT3_VOLTAGE_LSB	0x3A	RO	0000 0000			PORTn_	_VOLTAC	GE_LSB)	/ 16384		
PORT3_VOLTAGE_MSB	0x3B	RO	0000 0000								
PORT4_VOLTAGE_LSB	0x3E	RO	0000 0000								
PORT4_VOLTAGE_MSB	0x3F	RO	0000 0000								

# 4.31 PORT1\_CURRENT, PORT2\_CURRENT, PORT3\_CURRENT, PORT4\_CURRENT (0x30/0x31, 0x34/0x35, 0x38/0x39, 0x3C/0x3D)

Name	Address	Access Type	Reset	7	6	5	4	3	2	1	0
PORT1_CURRENT_LSB	0x30	RO	0000 0000								
PORT1_ CURRENT _MSB	0x31	RO	0000 0000								
PORT2_CURRENT_LSB	0x34	RO	0000 0000								
PORT2_CURRENT_MSB	0x35	RO	0000 0000	PORTr	n Current	t(in mA	) = 100	0 * ( ( PC	ORTn_C	JRREN1	г_мѕв
PORT3_CURRENT_LSB	0x38	RO	0000 0000		<< 8)	+ POR	Tn_CUR	RENT_I	_SB)/1	6384	
PORT3_ CURRENT _MSB	0x39	RO	0000 0000								
PORT4_CURRENT_LSB	0x3C	RO	0000 0000								
PORT4_ CURRENT _MSB	0x3D	RO	0000 0000								

# 4.32 MAX\_ILIM\_MANUAL\_POLICE (0x40)

				Register Addres	s: 0x40					
	MAX_ILIM_MA	NUAL_POLICE		Access Type: Read / Write						
				Reset: 0000 0000						
7	6	5	4	3	2	1	0			
	MAX	_ILIM		MANUAL_POLICE						
PORT4	PORT3	PORT2	PORT1	PORT4	PORT3	PORT2	PORT1			

Bit	Name	Description
7	PORT4_MAX_ILIM	PORTn_MAX_ILIM
6	PORT3_MAX_ILIM	Allows increasing of the port's current limit setting to the maximum possible setting
5	PORT2_MAX_ILIM	allowed by the Si3474
4	PORT1_MAX_ILIM	0 = Port Current Limit not yet maximized  1 = Max Port Current Limit  When the port is powered up to POWER_GOOD state, the PORTn_MAX_ILIM is set by the device if the highest 1275 mA current limit setting is used. For the ports whose PORTn_MAX_ILIM is zero, the host can set it to 1 to maximize the current limit to 1275 mA. When set, the PORTn_TLIM setting is enforced. The PORTn_PGOOD_FOLDBACK is also used.  When using the Si3474A-A01 or Si3474B-A01, a FLASH Update is needed for PORTn_MAX_ILIM to function as documented. Contact Skyworks for more details.
3	PORT4_MANUAL_POLICE	PORTn_MANUAL_POLICE
2	PORT3_MANUAL_POLICE	Defines ports for which the police register settings are manually set
1	PORT2_MANUAL_POLICE	0 = The police registers are updated automatically based on PD Assigned Class
0	PORT1_MANUAL_POLICE	1 = The police registers are initialized by the host before PORTn_PB_POW- ER_ON. The host is responsible for maintaining the police registers

#### 4.33 I2C\_WATCHDOG (0x42)

				Register Addres	s: 0x42				
	I2C_WA	TCHDOG		Access Type: Read / Write					
	Reset: 000 1011 0								
7	6	5	4	3	2	1	0		
0	0	0		WATCHDO	G_DISABLE		WATCHDOG_ STATUS		

Bit	Name	Description
		WATCHDOG_DISABLE
	WATELING O DIGARIE	Enables the I <sup>2</sup> C Watchdog
4-1	WATCHDOG_DISABLE	
		1011 = Disable the I <sup>2</sup> C Watchdog
		NOT 1011 = Enable the I <sup>2</sup> C Watchdog
0	WATCHDOC CTATHS	0 = I <sup>2</sup> C Watchdog did not occur
0	WATCHDOG_STATUS	1 = I <sup>2</sup> C Watchdog occurred

The Si3474 implements an  $I^2C$  transaction watchdog. The  $I^2C$  transaction watchdog is disabled by default and can be enabled by setting WATCHDOG\_DISABLE to any bit pattern except 0xB. When WATCHDOG\_DISABLE bit is set, the transaction watchdog will begin a 50 ms timer whenever an  $I^2C$  Start Bit is detected. If an  $I^2C$  Stop Bit is not detected within the 50 ms time period, the Si3474 restarts the  $I^2C$  subsystem and performs an action equivalent to RESET\_QUAD. This results in all ports being shut off.

Once the WATCHDOG STATUS bit is set, it remains set until the host sets it to 0.

The main benefit of enabling the I<sup>2</sup>C WATCHDOG feature is to allow recovery if an I<sup>2</sup>C miscommunication results in the Si3474 is in a stuck state, continuously asserting the SDA pin.

Consider this condition as an example of how the Si3474 could end up asserting the SDA continuously:

Let's say that during an SMBUS Read during which the Si3474 is driving SDA to supply data to the host. Let's say that for some reason, the Si3474 somehow misses an SCL clock transition. If this occurs, the Si3474 may be expecting more SCL transitions as it believes that it needs to send more data bits. So, it drives the SDA pin believing that there would be additional SCL clocks. The Si3474 in this case could be driving the SDA low, thereby hanging the I<sup>2</sup>C Bus. By enabling the I<sup>2</sup>C WATCHDOG feature, the I<sup>2</sup>C Bus is unlocked, and all ports are effectively placed in a reset state so that the host has a known starting point to begin again.

Although an I<sup>2</sup>C fault would lead to powering down ports all ports, it places the Si3474 in a known state, ready for the host to reinitialize and start anew.

## **4.34 DETECT\_RESISTANCE** (0x44 - 0x47)

Name	Address	Access Type	Reset	7	6	5	4	3	2	1	0
PORT1_DETECT_RE- SISTANCE	0x44	RO	0000 0000								
PORT2_DETECT_RE- SISTANCE	0x45	RO	0000 0000	PORTn	PD RES	SISTANCE		= (50/256 ANCE	) * PORT	n_DETE(	CT_RE-
PORT3_DETECT_RE- SISTANCE	0x46	RO	0000 0000	U	pdated w	hen POR	RTn_DET	ECT_CC	_DONE e	vent is se	et.
PORT4_DETECT_RE- SISTANCE	0x47	RO	0000 0000								

# 4.35 DETECT\_CAPACITANCE (0x48 - 0x4B)

Name	Address	Access Type	Reset	7	6	5	4	3	2	1	0
PORT1_DETECT_CA- PACITANCE	0x48	RO	0000 0000	PORTn	PD Capa	icitance (		PORTn_E	DETECT_	CAPACI	TANCE *
PORT2_DETEC_CA- PACITANCE	0x49	RO	0000 0000	CAP_N	MEAS_EN	NABLE m	ust be se	t for these	e register	s to be up	odated.
PORT3_DETECT_CA- PACITANCE	0x4A	RO	0000 0000			Measurer					
PORT4_DETECT_CA- PACITANCE	0x4B	RO	0000 0000	is 'C		'. PORTn DRTn_DE					once

When using the Si3474A-A01 or Si3474B-A01, a FLASH Update is needed for this register to function as documented. Contact Skyworks for more details.

# 4.36 CLASS\_RESULTS (0x4C - 0x4F)

Name	Address	Access Type	Reset	7	6	5	4	3	2	1	0
PORT1_CLASS_RE- SULTS	0x4C	RO	0000 0000	A	ASSIGNE	D_CLAS	6	RI	EQUEST	ED_CLAS	SS
PORT2_CLASS_RE- SULTS	0x4D	RO	0000 0000	A	ASSIGNE	D_CLAS	3	RI	EQUEST	ED_CLAS	SS
PORT3_CLASS_RE- SULTS	0x4E	RO	0000 0000	A	ASSIGNE	D_CLAS	3	RI	EQUEST	ED_CLAS	SS
PORT4_CLASS_RE- SULTS	0x4F	RO	0000 0000	A	ASSIGNE	D_CLAS	3	RI	EQUEST	ED_CLAS	SS

Address	Bit	Name	Description					
0x4C	7 - 4	PORT1_ASSIGNED_CLASS	PORTn ASSIGNED CLASS					
0x4D	7 – 4	PORT2_ASSIGNED_CLASS	TOKIII_AGGIGINED_GEAGG					
0x4E	7 – 4	PORT3_ASSIGNED_CLASS	The assigned class represents the result of Class Power On initi-					
0x4F	7 – 4	PORT4_ASSIGNED_CLASS	ated by a PORTn_PB_POWER_ON					
0x4C	3 - 0	PORT1_REQUESTED_CLASS	PORTn_REQUESTED_CLASS					
0x4D	3 - 0	PORT2_REQUESTED_CLASS						
0x4E	0x4E 3 - 0 PORT3_REQUESTED_C		When a PORTn_PB_POWER_ON is issued, the most recent Class Probe results are stored here. The Class Probe is effective-					
0x4F	3 - 0	PORT4_REQUESTED_CLASS	ly the requested class.					

The following table aims to provide a summary of when to expect values in the various fields that may contain Classification information

Table 4.2. Classification Event Timing

Classification Code	PORTn_CLASS_ST ATUS	PORTn_REQUES- TED_CLASS	PORTn_AS- SIGNED_CLASS	Comments
0000	UNKNOWN	UNKNOWN	UNKNOWN	
0001	Class 1	Class 1	Class 1	
0010	Class 2	Class 2	Class 2	
0011	Class 3	Class 3	Class 3	
0100	Class 4	Class 4	Class 4	
0101				
0110	Class 0	Class 0		If a Class 0 is requested, it is converted to Class 3
0111	Overcurrent			
1000	Class 5 - 4P SS	Class 5 - 4P SS	Class 5 - 4P SS	
1001	Class 6 - 4P SS	Class 6 - 4P SS	Class 6 - 4P SS	
1010	Class 7 - 4P SS	Class 7 - 4P SS	Class 7 - 4P SS	
1011	Class 8 - 4P DS	Class 8 - 4P DS	Class 8 - 4P DS	
1100	Class 4+ Type 1 limited			Requested Class ≥ CLASS_4, demoted to CLASS_3
1101	Class 5 - 4P DS	Class 5 - 4P DS	Class 5 - 4P DS	
1110	_			
1111	Class mismatch			This is temporary status setting as the classification is repeated

### Note:

- 1. Red Text: Possible if unsuccessful Class Power On (PORTn POWER ON FAULT in POWER ON FAULT register).
- 2. Green Text: Updated during Class Probe (PORTn\_CLASS\_DONE in CLASS\_DETECT\_STATUS).
- 3. Blue Text: Updated during Class Power On (PORTn\_POWER\_GOOD in POWER\_STATUS register).
- 4. All Initialized to UNKNOWN:
  - PORTn\_PORT\_MODE = SHUTDOWN
  - PORTn\_PB\_POWER\_OFF = 1
  - PORTn\_RESET\_PORT = 1
  - · OSS\_EVENT
  - RESET\_QUAD = 1

#### 4.37 AUTOCLASS\_CONTROL (0x50)

				Register Address: 0x50							
AUTOCLASS_CONTROL Access Type: Read / Write											
Reset: 0000 0000											
7	6	5	4	3	2	1	0				
	MANIIIAI A	LITOCLACC		AUTO_AUTOCLASS							
	IVIANUAL_A	UTOCLASS			AUTO_AU	TOCLASS					

Bit	Name	Description
7	PORT4_MANUAL_AUTO- CLASS	PORTn_MANUAL_AUTOCLASS
6	PORT3_MANUAL_AUTO- CLASS	Initiate an autoclass measurement.  0 = No Action
5	PORT2_MANUAL_AUTO- CLASS	1 = Manually initiate an Autoclass power measurement.
4	PORT1_MANUAL_AUTO- CLASS	Once set, PORTn_MANUAL_AUTOCLASS clears itself once the results in PORTn_AUTOCLASS_POWER is ready. It is recommended that the host makes use of this auto-clearing behavior to determine that PORTn_AUTOCLASS_POWER is ready to be read.  Once the PORTn_AUTOCLASS_POWER is updated, the host may then add some margin, then update the related PORTn_POLICE_2P and/or PORTnm_POLICE_4P registers.
3	PORT4_AUTO_AUTOCLASS	PORTn_AUTO_AUTOCLASS
2	PORT3_AUTO_AUTOCLASS	PORTn AUTO AUTOCLASS Enable
1	PORT2_AUTO_AUTOCLASS	0 = Disable AUTO Autoclass
0	PORT1_AUTO_AUTOCLASS	1 = Enables AUTO Autoclass  Must be initialized before initiating PORTn_PB_POWER_ON  In the presence of an autoclass-capable PD, the related PORTn_POLICE_2P and/or PORTnm_POLICE_4P registers are updated based on some margin in addition to the measurement stored in PORTn_AUTOCLASS_POWER.

PORTn AUTO AUTOCLASS must be set prior to a PORTn PB POWER ON.

An Autoclass procedure is performed during the Class Power On that occurs due to a PORTn\_PB\_POWER\_ON. If the Si3474 detects an Autoclass request from a PD, the PORTn\_AUTOCLASS\_DETECTED is set.

Once the PORT has reached POWER\_GOOD, the PD is expected to draw its maximum power during the first few seconds after powering up. The Si3474 automatically measures the PD power and updates the police registers based on the measured power.

In the 802.3bt standard, it is possible to negotiate a manual autoclass procedure between the PSE and PD through Data Link Layer messaging. The host can set the PORTn\_MANUAL\_AUTOCLASS at the time when the PD is expected to be drawing full power as part of this Data Link Layer Autoclass protocol. Once PORTn\_MANUAL\_AUTOCLASS is set, the Si3474 performs a power measurement. Once the power measurement is ready, the PORTn\_MANUAL\_AUTOCLASS is cleared as an indicator to the host that the PORTn\_AUTOCLASS POWER is ready.

In a MANUAL AUTOCLASS measurement is made, the police registers are not updated, and it is the host's responsibility to set up the various police registers based on the PORTn\_AUTOCLASS\_POWER results.

# $4.38\ \ PORT1\_AUTOCLASS\_RESULTS, PORT2\_AUTOCLASS\_RESULTS, PORT3\_AUTOCLASS\_RESULTS, PORT4\_AUTOCLASS\_RESULTS, PORT4\_AUTOC$

Name	Addr	Access Type	Reset	7	6	5	4	3	2	1	0
PORT1_AUTOCLASS_RESULTS	0x51	RO	0000 0000	0	AUTOCLASS_POWER						
PORT2_AUTOCLASS_RESULTS	0x52	RO	0000 0000	0		Α	UTOCI	_ASS_	POWE	ΞR	
PORT3_AUTOCLASS_RESULTS	0x53	RO	0000 0000	0	AUTOCLASS_POWER						
PORT4_AUTOCLASS_RESULTS	0x54	RO	0000 0000	0	AUTOCLASS_POWER						

Addr	Bit	Name	Description
0x51	6 - 0	PORT1_AUTOCLASS_POWER	PORTn_AUTOCLASS_POWER
0x52	6 - 0	PORT2_AUTOCLASS_POWER	Holds the AUTOCLASS POWER information
0x53	6 - 0	PORT3_AUTOCLASS_POWER	Tiolus the Ad TOCLASS_FOWER information
0x54	6 - 0	PORT4_AUTOCLASS_POWER	Power ( in Watts ) = PORTn_AUTOCLASS_POWER * 0.5

# 4.39 ALTERNATIVE\_FOLDBACK (0x55)

				Register Address: 0x50						
	ALTERNATIVE	E_FOLDBACK		Access Type: Read / Write						
				Reset: 0000 0000						
7	6	5	4	3	2	1	0			
PGOOD_FOLDBACK					_	_				
PORT4	PORT3	PORT2	PORT1							

Bit	Name	Description					
7	PORT4_PGOOD_FOLDBACK	PORTn_PGOOD_FOLDBACK					
6	PORT3_PGOOD_FOLDBACK	When PORTn is in POWER GOOD state and the PD momentarily increases its					
5	PORT2_PGOOD_FOLDBACK	current draw, setting this bit decreases the level at which the PORTn fold-backs					
	the port voltage so the current can be supplied at a highe increasing the maximum power delivery to the PD						
4	PORT1_PGOOD_FOLDBACK	0 = Normal Voltage Foldback for port in POWER_GOOD state					
		1 = Decrease level of Port Voltage Foldback					

## 4.40 FLASH REGISTERS (0x5F - 0x63)

Refer to 2.13.1 Updating Si3474 Flash for information on the use of these registers.

#### 5. Electrical Characteristics Si3474

Table 5.1. Recommended Operating Conditions<sup>1</sup>

Parameter	Symbol	Test Condition/Note	Min	Тур	Max	Unit
VPWR Input Supply Voltage	$V_{PWR}$	IEEE Type 3 when port is ON	50	_	57	V
		IEEE Type 4 when port is ON	52	_	57	V
VPWR Slew Rate	V <sub>PWRSLEW</sub>		_	_	1	V/µs
VDD Supply Voltage	$V_{DD}$		3.0	3.3	3.6	V
Operating Ambient Temperature <sup>2</sup>	T <sub>AMB</sub>		-40	_	85	°C

#### Note:

- 1. All specification voltages are referenced with respect to DGND. These specifications apply over the recommended operating voltage and temperature ranges of the device unless noted otherwise.
- 2. The Si3474 includes internal thermal shutdown above 125 °C.

#### **Table 5.2. Electrical Specifications**

These specifications apply over the recommended operating voltage and temperature ranges of the device specified in Table 5.1 Recommended Operating Conditions<sup>1</sup> on page 70 unless otherwise noted. Typical performance is for  $T_A$  = 25 °C,  $V_{DD}$  = AGND + 3.3 V, AGND and DGND = 0 V, and VPWR at 54 V.  $V_{PORTn}$ ,  $V_{CLASS}$ , and  $V_{MARK}$  voltages are referenced with respect to  $V_{DRAIN}$ . All other voltages are referenced with respect to GND.

Parameter	Symbol	Test Condition/Note	Min	Тур	Max	Unit
Power Supply Voltages						
VPWR Under Voltage Lock Out	V <sub>PWR_UVLO</sub>	Level below which chip is not operational	25	31	34	V
VPWR UVLO Input Voltage (to turn on)	V <sub>UVLO_ON</sub>		25	28	_	V
VPWR UVLO Input Voltage (to turn off)	V <sub>UVLO_OFF</sub>		_	31	34	V
VDD UVLO Warning Voltage	V <sub>DD_UVLO_WARN</sub>	Digital interface still responds, but VDD_UVLO bit will be set as an indication of an imminent problem.	2.6	2.8	3.0	V
VDD UVLO Failure Voltage	V <sub>DD_UVLO_FAIL</sub>	Level below which digital parts of the chip will not respond	2.1	2.25	2.4	V
Hardware Reset Voltage	V <sub>RESET</sub>	V <sub>DD</sub> voltage causing reset	_	1.8	_	V
Power Supply Currents <sup>1</sup>						
VDWD Complex Compact		During normal operation	_	2	5	mA
VPWR Supply Current	I <sub>VPWR</sub>	V <sub>PWR</sub> = 8 V, V <sub>DD</sub> = 0 V	_	_	100	μΑ
VDD Supply Current	I <sub>DD</sub>	During normal operation	_	17	25	mA
MOSFET Fault Specifications	1			ı	1	
MOSFET Fault Threshold	V <sub>PORT</sub>	When FET is driven OFF, if either condition	_	15	_	V
WOSFET FAUIL THIESHOLD	I <sub>FET</sub>	is met, a MOSFET fault is reported.	_	2.5	_	mA

Detection Short Circuit Current   IDET_SC   Measured when Vdrain is shorted to V <sub>PVR</sub>   - 3.0   4.9   mA	Parameter	Symbol	Test Condition/Note	Min	Тур	Max	Unit
Detection Short Circuit Current   Detrination   Poet   Shorted to V <sub>PWR</sub>   Poet   Shorted to V <sub>PWR</sub>   Primary detection voltage   2.8   4.0   −   V	Detection Specifications						
Very New Point Point   Very New Point	Detection Short Circuit Current	I <sub>DET_SC</sub>		_	3.0	4.9	mA
Secondary detection voltage	Detection voltage	V	Primary detection voltage	2.8	4.0	_	V
Minimum Signature Resistance	when RDET = 25.5 k $\Omega$	▼ PORTn	Secondary detection voltage	_	8.0	10.0	V
@ PD         NoET_MIN         15         17         19         MX           Maximum Signature Resistance @ PD         RopET_MAX         26.5         30         33         kΩ           Reject Signature Capacitance         CREJECT         — — — 10         µF           Open Port Threshold         RopEn_PoRT         Threshold between R_HIGH and R_OPEN         100         — 400         kΩ           Shorted Port Threshold         RSHORT         150         — 400         Ω           High Detection Signature Resistance         RHIGH         33         — 100         kΩ           Low Detection Signature Resistance         RLOW         0.4         — 15         kΩ           Class Event Voltage         VCLASS         0 mA < IcLass < 51 mA	Signature Resistance	$R_{GOOD}$		_	25	_	kΩ
@ PD         NDET_MAX         26.9         30         33         AV           Reject Signature Capacitance         CREJECT         —         —         —         10         μF           Open Port Threshold         ROPEN_PORT         Threshold between R_HIGH and R_OPEN         100         —         400         Ω           High Detection Signature Resistance         RHIGH         33         —         100         kΩ           Classification Signature Resistance         RLOW         0.4         —         15         kΩ           Classification Specifications           Classification Specifications           Class Event Voltage         VCLASS         0 mA < ICLASS < 51 mA		R <sub>DET_MIN</sub>		15	17	19	kΩ
Open Port Threshold   Ropen_Port   Threshold between R_HIGH and R_OPEN   100   — 400   kΩ		R <sub>DET_MAX</sub>		26.5	30	33	kΩ
Shorted Port Threshold   R <sub>SHORT</sub>   150   400   Ω	Reject Signature Capacitance	C <sub>REJECT</sub>		_	_	10	μF
High Detection Signature Resistance   RHIGH   RHIGH   33   - 100   kΩ	Open Port Threshold	R <sub>OPEN_PORT</sub>	Threshold between R_HIGH and R_OPEN	100	_	400	kΩ
Resistance   RHIGH   S3	Shorted Port Threshold	R <sub>SHORT</sub>		150	_	400	Ω
Classification Specifications		R <sub>HIGH</sub>		33	_	100	kΩ
Class Event Voltage		R <sub>LOW</sub>		0.4	_	15	kΩ
Classification Short Circuit Current   Iclass_SC   Measured when Vdrain is shorted to VpWR   55   95   mA	Classification Specifications						
Current   CLASS_SC   Shorted to V <sub>PWR</sub>   S5   — 95	Class Event Voltage	V <sub>CLASS</sub>	0 mA < I <sub>CLASS</sub> < 51 mA	15.5	_	20.5	V
Threshold between Class Signature 0 or 1		I <sub>CLASS_SC</sub>		55	_	95	mA
Class Signature 1			Class Signature 0	0	_	5	mA
Threshold between Class Signature 1 or 2			Threshold between Class Signature 0 or 1	5	_	8	mA
Class Signature 2			Class Signature 1	8	_	13	mA
Classification Current Region   CLASS_REGION   Threshold between Class Signature 2 or 3   21   -   25   mA			Threshold between Class Signature 1 or 2	13	_	16	mA
Class Signature 3   25   31   mA			Class Signature 2	16	_	21	mA
Threshold between Class Signature 3 or 4   31     35   mA	Classification Current Region	ICLASS_REGION	Threshold between Class Signature 2 or 3	21	_	25	mA
Class Signature 4 35 — 45 mA  Threshold between Class Signature 4 or invalid class  Classification Mark Specifications  Mark Event Voltage VMARK Mark current between 0 and 5 mA 7 — 10 V  Mark Event Current Limitation IMARK_LIM 5 — 100 mA  Output Voltage  Threshold Voltage for Power Good Sense VPGOOD Measured at VDRAINn to AGND 1 2 3 V			Class Signature 3	25	_	31	mA
Threshold between Class Signature 4 or invalid class  Classification Mark Specifications  Mark Event Voltage			Threshold between Class Signature 3 or 4	31	_	35	mA
Classification Mark Specifications  Mark Event Voltage V <sub>MARK</sub> Mark current between 0 and 5 mA 7 — 10 V  Mark Event Current Limitation I <sub>MARK_LIM</sub> 5 — 100 mA  Output Voltage  Threshold Voltage for Power Good Sense V <sub>PGOOD</sub> Measured at V <sub>DRAINn</sub> to AGND 1 2 3 V			Class Signature 4	35	_	45	mA
Mark Event Voltage V <sub>MARK</sub> Mark current between 0 and 5 mA 7 — 10 V  Mark Event Current Limitation I <sub>MARK_LIM</sub> 5 — 100 mA  Output Voltage  Threshold Voltage for Power Good Sense V <sub>PGOOD</sub> Measured at V <sub>DRAINn</sub> to AGND 1 2 3 V				45	_	51	mA
Mark Event Current Limitation I <sub>MARK_LIM</sub> 5 — 100 mA  Output Voltage  Threshold Voltage for Power Good Sense V <sub>PGOOD</sub> Measured at V <sub>DRAINn</sub> to AGND 1 2 3 V	Classification Mark Specification	ons					
Output Voltage  Threshold Voltage for Power Good Sense  VPGOOD  Measured at VDRAINn to AGND  1 2 3 V	Mark Event Voltage	V <sub>MARK</sub>	Mark current between 0 and 5 mA	7	_	10	V
Threshold Voltage for Power Good Sense VPGOOD Measured at VDRAINn to AGND 1 2 3 V	Mark Event Current Limitation	I <sub>MARK_LIM</sub>		5	_	100	mA
Good Sense VPGOOD Weasured at VDRAINn to AGND 1 2 3 V	Output Voltage						
Bias Current of DRAINn Pin I <sub>DRAINn</sub> V <sub>DRAINn</sub> = 0 V — -25 — μA		V <sub>PGOOD</sub>	Measured at V <sub>DRAINn</sub> to AGND	1	2	3	V
	Bias Current of DRAINn Pin	I <sub>DRAINn</sub>	V <sub>DRAINn</sub> = 0 V	_	-25	_	μA

Parameter	Symbol	Test Condition/Note	Min	Тур	Max	Unit
Current Limit Detection Threshold	V <sub>DRAIN_ILIM</sub>	Measured at V <sub>DRAIN</sub> with respect to AGND	_	_	3.00	V
Resistance from DRAIN to AGND	R <sub>DRAIN</sub>		_	2.5	_	МΩ
Current Sense <sup>2</sup>						
		Class 0, 2-pair power, 15.4 W nominal	_	16.275	_	W
		Class 1, 2-pair power, 4 W nominal	_	4.2	_	W
		Class 2, 2-pair power, 7 W nominal	_	7.35	_	W
		Class 3, 2-pair power, 15.4 W nominal	_	16.275	_	W
		Class 4, 2 or 4-pair power <sup>3</sup> , 30 W nominal <sup>4</sup>	_	31.5	_	W
Power Limit	P <sub>CUT</sub>	Class 5, dual signature, 2 pair power, 45 W nominal <sup>5</sup>	_	47.25	_	W
		Class 5, single signature, 4 pair power <sup>3</sup> , 45 W nominal	_	47.25	_	W
		Class 6, 4-pair power <sup>3</sup> , 60 W nominal	_	63	_	W
		Class 7, 4-pair power <sup>3</sup> , 75 W nominal	_	78.75		W
		Class 8, 4-pair power <sup>3</sup> , 90 W nominal	_	94.5	_	W
	_	Policy settings < 15 W	0	5	10	%
PCUT Tolerance	P <sub>CUT</sub>	Policy settings ≥ 15 W	0	2.5	5	%
		Inrush, all assigned PD classes, Vport > 30 V	400	425	450	mA
		Power-on, assigned PD Class 0, 1, 2, 3, 4+ Type 1 limited	_	425	_	mA
		Power-on, assigned PD Class 4, 5, 6 <sup>7</sup>	_	850	_	mA
Current Limit <sup>6</sup>	I <sub>LIM</sub>	Power-on, assigned PD Class 7, 8 <sup>7</sup>	_	1275	_	mA
<u> </u>	Z.W.	Power-on, assigned dual-signature PD Class 1, 2, 3	_	425	_	mA
		Power-on, assigned dual-signature PD Class 4	_	850	_	mA
		Power-on, assigned dual-signature PD Class 5	_	1275	_	mA
Disconnect with power provided over two pairs <sup>8</sup>	I <sub>PORT_DIS_2P</sub>	Current per pairset	_	6.5	_	mA
Disconnect with power provided over four pairs <sup>8</sup>	PORT_DIS_4P	Current per pairset. While powering over four pairs, if either pairset current is above this threshold, the PD is considered to be presenting the MPS signal.	_	3.5	_	mA
MOSFET Gate Drive <sup>9</sup>						
Drive Current from GATEn Pin (Active)		GATEn pin active V <sub>GATEn</sub> = AGND	<b>–70</b>	-50	-20	μΑ
Drive Current from GATEn Pin (Off)		GATEn pin shut off V <sub>GATEn</sub> = AGND+ 5 V		50		mA

Parameter	Symbol	Test Condition/Note	Min	Тур	Max	Unit
Voltage Difference Between any GATEn and AGND Pin		I <sub>GATEn</sub> = –1 μA	10	11.5	13	V

- 1. Positive values indicate currents flowing into the device. Negative currents indicate current flowing out of the device.
- 2. Current sense resistor,  $R_{SENSE}$ , has a value of 0.255  $\Omega$ .
- 3. PCLIT is within 802.3bt specified unbalance limits.
- 4. Class 4 can be powered over either 4-pair or 2-pair power. When powered over 4-pair, the total current across both alternatives is used for P<sub>CUT</sub> measurements, when powered over a single pair PCUT is taken from the lone alternative.
- 5. Class 5 dual signature is on a per-alternative basis. The summed P<sub>CUT</sub> of both alternatives are held to Class 8 Single Signature power levels.
- 6. Setting applies to each active alternative.
- 7. When powered in 4-pair mode, the ILIM value applies to each alternative; so, the total ILIM for the load is effectively doubled.
- 8. An MPS signal is considered present on an alternative when the current on that alternative is above these thresholds.
- 9. See "AN1228: FET Selection Guide for Si347x PSE Families" for detailed information on FET selection.

Table 5.3. I<sup>2</sup>C Bus Timing Specifications<sup>1, 2, 3, 4</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Serial Bus Clock Frequency	f <sub>SCL</sub>	See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	0	_	800	kHz
SCL High Time	tsкн	See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	300	_	_	ns
SCL Low Time	t <sub>SKL</sub>	See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	650	_	_	ns
Bus Free Time	t <sub>BUF</sub>	Between STOP and START conditions. See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	650	_	_	ns
Start Hold Time	t <sub>STH</sub>	Between START and first low SCL. See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	300	_	_	ns
Repeated Start Setup Time	t <sub>STS</sub>	Between SCL high and START condition. See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	300	_	_	ns
Stop Setup Time	t <sub>SPS</sub>	Between SCL high and STOP condition. See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	300	_	_	ns
Data Hold Time	t <sub>DH</sub>	See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	75	_	_	ns
Data Setup Time	t <sub>DS</sub>	See Figure 5.1 I <sup>2</sup> C Bus Interface Timing on page 74.	100	_	_	ns
Time from Hardware or Software Reset until Start of I <sup>2</sup> C Traffic	t <sub>RESET</sub>	Reset to start condition	5	_	_	ms

Parameter Symbol Test Condition Min Typ Max Unit

#### Note:

- 1. All specification voltages are referenced with respect to AGND and DGND at ground.
- 2. Not production tested (guaranteed by design).
- 3. All timing references measured at  $V_{IL}$  and  $V_{IH}$ .
- 4. SCL and SDA rise and fall times depend on bus pull-up resistance and bus capacitance.




Figure 5.1. I<sup>2</sup>C Bus Interface Timing

Table 5.4	Digital Pin	Recommended C	)nerating	Conditions <sup>1</sup>
Table 3.4.	Digital Fill	izecommenaea c	peraming	Conditions

Parameter	Symbol	Test Condition	Pins	Min	Тур	Max	Unit
Input Low Voltage	$V_{IL}$		A1-A4, SCL, SDA, RESETb, OSS	_	_	0.3 x VDD	V
Input High Voltage	V <sub>IH</sub>		A1-A4, SCL, SDA, RESETb, OSS	0.7 x VDD	_	_	V
Output Low Voltage	V <sub>OL</sub>	IOL = 13.5 mA, VDD > 3.0 IOL = 3.6 mA, 1.71 < VDD < 2.2 V	SDA, INTb			VDD x 0.2	V
Input Leakage	I <sub>LK</sub>	VDD < Vpin < VDD + 2.5 V	A1-A4, SCL, SDA, RESETb, OSS	0	5	150	μΑ
Pullup Current to VDD	I <sub>PU</sub>		RESET, OSS, INT, SCL, SDA, A1–A4	_	-20	_	μΑ
Pulse Width of spikes which must be suppressed by input filter	t <sub>SP</sub>		SCL, SDA	0	_	10	ns


- 1. All specification voltages are referenced with respect to DGND. These specifications apply over the recommended operating voltage and temperature ranges of the device unless noted otherwise.
- 2. SDA and INTb are open drain outputs. Tie each pin to VDD with a 1  $k\Omega$  resistor for normal operation
- 3. Note that VIL and VIH are shown as fractions of VDD. This is intended to allow the I<sup>2</sup>C interface to operate with CMOS levels. These values will be higher than the standard TTL interface.

Table 5.5. Absolute Maximum Ratings<sup>1</sup>

Parameter	Range	Unit
Supply Voltage		
VDD	-0.3 to 4.0	V
VPWR	-0.3 to 80.0	V
DGND with Respect to AGND	0	V
Digital Signals		
All	-0.3 to 3.6	V
Analog Signals		
GATEn with Respect to AGND	-0.3 to 20.0	V
SENSEn with Respect to AGND	-0.3 to 3.0	V
DRAINn with Respect to AGND	-3 to 80	V
Temperature		
Junction	+150	°C
Storage	-55 to +150	°C

<sup>1.</sup> Permanent device damage may occur if the maximum ratings are exceeded. Functional operation should be restricted to those conditions specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may adversely affect device reliability.

# 6. Pin Descriptions



Pin#	Name	Туре	Description
44	RESETb	Digital input with 20 μA pull-up to VDD	Active low device reset input. Generally, RESETb is used at initial power up. If RESETb is asserted (pulled to DGND), the MCU is disabled, all internal registers of the device are set to their default (power-up) state, and all output ports are shut off. Valid RESETb timing pulses must be >10 µs.  If RESETb is not used, RESETb should either be tied directly to VDD or
			through a 10 kΩ resistor to VDD.
45	INTb	Digital output (open drain)	Interrupt output. This open drain output pin is asserted low (to DGND) if a fault condition occurs on any of the four ports. The state of INTb is updated for use by the host controller between valid $I^2C$ commands. Refer to the "Interrupts" section of for more information. Tie INTb to VDD through a 10 k $\Omega$ resistor for normal operation.
53	SCL	Digital input	Serial clock input. Should be tied directly to the SCL (clock) connection on the I <sup>2</sup> C bus.
54	SDA	I <sup>2</sup> C input/output	Bidirectional I <sup>2</sup> C input/output.
51, 50, 49, 48	A4, A3, A2, A1	Digital input with 20 μA pull-up to VDD	I <sup>2</sup> C address input. Used to set the base I <sup>2</sup> C address for the Si3474 in the following (binary) format: 010[A4][A3][A2][A1]b. The three MSB bits of the address are set to 010. Address values are latched after the deassertion of RESETB or when VDD ramps and VPWR exceeds the UVLO threshold voltage. Each address pin should be tied to either VDD or DGND.
46, ePAD	DGND	Digital ground	Ground connection for 3.3 V digital supply (VDD). DGND and AGND are tied together inside the Si3474 package.

Pin #	Name	Туре	Description		
21, ePAD	AGND	Analog ground	Ground connection for VPWR supply. DGND and AGND are tied together inside the Si3474 package		
43	VDD	Digital power	3.3 V digital supply (relative to DGND). Bypass VDD with a 0.1 µF capacitor to DGND as close as possible to the Si3474 power supply pins; tied with VDDA.		
22	VDDA	Analog power	3.3 V supply to the analog side; tied with VDD at the PCB level.		
17	VPWR	Analog power	Positive PoE voltage (+44 to +56 V) relative to AGND.		
41	SENSE8				
37	SENSE7		Current sense inputs for external MOSFETs. The SENSEn pin measures cur-		
34	SENSE6		rent through an external sense resistor tied between the AGND supply rail and the SENSEn input. If the I <sub>CUT</sub> limit (the overcurrent limit) is exceeded, the		
30	SENSE5	Analas innut	current limit fault timer is incremented. If the voltage across the sense resistor		
13	SENSE4	Analog input	subsequently triggers (the overcurrent limit), the voltage driven onto the GATEn pin is modulated to provide constant current through the external MOSFET. Tie		
9	SENSE3		the SENSEn pin to AGND when the port is not used. To accommodate 802.3at (PoE Plus) classification, both the I <sub>CUT</sub> and Ilim values can be scaled. See		
6	SENSE2		4.24 PORT_REMAP (0x26) for more information.		
2	SENSE1				
42	GATE8				
36	GATE7				
35	GATE6		Gate drive outputs to external MOSFETs. Connect the GATEn outputs to the external MOSFET gate node gate. A 50 µA pull-up source is used to turn on		
29	GATE5	Analog output	the external MOSFET. When a current limit is detected, the GATEn voltage is reduced to maintain constant current through the external MOSFET. If the fat timer limit is reached, GATEn pulls down, shutting off the external MOSFET. GATEn will clamp to 11.5 V (typical) above AGND. If the port is unused, leave the GATEn pin disconnected or tie to AGND.		
14	GATE4				
8	GATE3				
7	GATE2				
1	GATE1				
40	DRAIN8				
38	DRAIN7				
33	DRAIN6				
31	DRAIN5	Analog input with 25 μA	MOSFET drain output voltage sense. The Power Good bit is set on each port when the voltage between DRAINn and AGND drops below 2 V (typical). See		
12	DRAIN4	pull-up to VPWR	4.4 POWER Event and POWER Event CoR (Address 0x02, 0x03) for further information. DRAINn pins should be left floating if the port is unused.		
10	DRAIN3		information. DRAINT pins should be left floating if the port is unused.		
5	DRAIN2				
3	DRAIN1				
56	OSS	Over supply signal	A positive going edge on this pin shuts down ports that have been identified as low priority by setting Register 0x15. This pin has a 20 $\mu$ A pull-up. Do not leave this pin unconnected.		
4	KSENSA	Input	Kelvin points for accurate measurement of voltage across the sense resistor for ports 1 and 2.		
11	KSENSB	Input	Kelvin points for accurate measurement of voltage across the sense resistor for ports 3 and 4.		
32	KSENSC	Input	Kelvin points for accurate measurement of voltage across the sense resistor for ports 5 and 6.		

# Si3474 Data Sheet • Pin Descriptions

Pin#	Name	Туре	Description
39	KSENSD	Input	Kelvin points for accurate measurement of voltage across the sense resistor for ports 7 and 8.
26	TEST4		
25	TEST3	Input/Output	Toot pip for interpal use by Skywarke Leave fleeting
24	TEST2		Test pin for internal use by Skyworks. Leave floating.
23	TEST1		
47	DECPL	Decoupling	Place a 0.1 μF capacitor between DECPL and GND.
52	AUTO- MODE	Automode	Enables Automode. Refer to 2.10.1 AUTO Pin Autonomous Mode.
28, 27	RESV	Reserved	Reserved for future use. Leave floating.
19, 18, 16, 15, 55, 20	NC	No Connect	No connections or nets allowed. Leave floating.

# 7. Package Outline: 56-Pin QFN

The figure below illustrates the package details for the Si3474. The table lists the values for the dimensions shown in the illustration. The Si3474 is packaged in an industry-standard, RoHS-compliant, 56-pin QFN package.




Figure 7.1. 56-Pin QFN Package

**Table 7.1. Package Diagram Dimensions** 

Dimension	Min	Nom	Max		
А	0.80	0.85	0.90		
A1	0.00	0.035	0.05		
A3		0.203 REF			
b	0.20	0.25	0.30		
D	7.90	8.00	8.10		
E	7.90	8.00	8.10		
D2	6.60	6.70	6.80		
E2	6.60	6.70	6.80		
е	0.50 BSC				
L	0.35	0.40	0.45		
L1	0.30	0.40	0.45		
aaa	0.10				
bbb	0.10				
ccc	0.08				
ddd	0.10				
eee	0.10				

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VLLD-5.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 8. Land Pattern

The following figure illustrates the land pattern details for the Si3474. The table lists the values for the dimensions shown in the illustration. The stencil design and notes are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine-tune their SMT process as required for their application and tooling.




Figure 8.1. Si3474 Recommended Land Pattern

**Table 8.1. PCB Land Pattern Dimensions** 

Symbol	mm
C1	8.00
C2	8.00
е	0.50
X1	0.30
Y1	0.80
X2	6.80
Y2	6.80

Symbol mm

#### Notes:

#### General

- 1. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

## Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- 4. A 3 x 3 array of 1.50 mm square openings on a 2.1 mm pitch should be used for the center ground pad.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 9. Top Marking




Figure 9.1. Si3474 Top Marking (QFN)

**Table 9.1. Top Marking Explanation** 

Mark Method:	Laser		
Pin 1 Mark:	Bottom-Left-Justified		
Line 1 Mark Format:	Device Part Number	Si3474x	
		$x = A (255 \text{ m}\Omega \text{ sense resistor})$	
		$x = B (200 \text{ m}\Omega \text{ sense resistor})$	
Line 2 Mark Format:	Device Revision	A01	
	Package Type	IM	
Line 3 Mark Format:	YY = Year	Year and Work Week of Assembly	
	WW = Work Week	Manufacturing Code	
	TTTTTT = Mfg Code	Manufacturing Code	
Line 4 Mark Format:	Circle = 1.3 mm Diameter	"e3" Pb-Free Symbol	
	Country of Origin	TW = Taiwan	

# 10. Revision History

## Revision 0.5

May, 2020

· Initial release.









www.skyworksinc.com/quality



**Support & Resources** www.skyworksinc.com/support

# Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.