

STF8N60DM2

N-channel 600 V, 550 mΩ typ., 8 A MDmesh™ DM2 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STF8N60DM2	600 V	600 mΩ	8 A	25 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STF8N60DM2	8N60DM2	TO-220FP	Tube

Contents STF8N60DM2

Contents

1	Electrical ratings		
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12

STF8N60DM2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I _D ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	8	
ID(1)	Drain current (continuous) at T _{case} = 100 °C		Α
I _{DM} ⁽²⁾	Drain current (pulsed)	32	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	25	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	V/IIS
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_C = 25 °C)	2.5	kV
T _{stg}	Storage temperature range	55 to 150	°C
Tj	Operating junction temperature range	–55 to 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case 5		°C/W
R _{thj-amb}	R _{thj-amb} Thermal resistance junction-ambient 62.5		3C/VV

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR} ⁽¹⁾	Avalanche current, repetitive or not repetitive	2.5	Α
E _{AS} ⁽²⁾	Single pulse avalanche energy	430	mJ

Notes:

⁽¹⁾ Current is limited by package.

 $^{^{(2)}}$ Pulse width is limited by safe operating area.

 $^{^{(3)}}$ IsD \leq 8 A, di/dt=900 A/µs; VDs peak < V(BR)DSS, VDD = 400 V.

 $^{^{(4)}}$ V_{DS} ≤ 480 V.

 $^{^{\}left(1\right)}$ Pulse width limited by $T_{jmax}.$

 $^{^{(2)}}$ starting T_j = 25 °C, I_D = $I_{AR},\,V_{DD}$ = 50 V.

Electrical characteristics STF8N60DM2

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			٧
	Zoro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
lgss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 4 A		550	600	mΩ

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		1	449	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	1	24	ı	рF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.89	-	p.
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	ı	42	ı	рF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	1	6.5	1	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 8 \text{ A},$	-	13.5	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge	1	3	1	nC
Q _{gd}	Gate-drain charge	behavior")	-	7.7	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 4 \text{ A}$	-	10	-	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	6	-	
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	25.4	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	1	9.5	1	

 $^{^{(1)}\}mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				32	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 8 A	1		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	80		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	188		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	4.7		Α
t _{rr}	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/μs,	-	160		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 16: "Test circuit for	-	640		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	8		Α

Notes:

 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

GADG2607201609580CH

V_{GS} = 8, 9, 10 V

12

9

6

3

0


4


8


12

16

V_{DS}(V)







STF8N60DM2 Electrical characteristics

Figure 8: Capacitance variations GADG210720161759CVR (pF) 10^{3} C_{ISS} 10² Coss 10¹ f= 1 MHz $\mathsf{C}_{\mathsf{RSS}}$ 10⁰ 10⁻¹ $\vec{V}_{DS}(V)$ 10 10⁰ 10¹

Figure 9: Normalized gate threshold voltage vs temperature $V_{GS(th)} = \frac{GADG210720161803VTH}{(norm.)}$ 1.1 1 0.9 0.8 0.7 0.6 -75 -25 25 75 125 $T_{j} (^{\circ}C)$

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} (norm.)

2.2

1.8

1.4

1

0.6

0.2

-75


-25


25


75

125

T_j (°C)







STF8N60DM2 **Test circuits**

3 **Test circuits**

switching times

Figure 14: Test circuit for resistive load

Figure 15: Test circuit for gate charge behavior 1 kΩ ⊥ 100 nF I_G= CONST 2.7 kΩ 47 kΩ

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STF8N60DM2 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 20: TO-220FP package outline




Table 9: TO-220FP package mechanical data

Table 6. 10 22011 package meenamear data			
Dim.		mm	
Diiii.	Min.	Тур.	Max.
Α	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Revision history STF8N60DM2

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
12-May-2015	1	First release.
24-Nov-2016	2	Document status promoted from preliminary to production data. Updated title in cover page, Section 1: "Electrical ratings", Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

