

Z90255 ROM and Z90251 OTP

32 KB Television Controller with OSD

Product Specification PS001301-0800

ZiLOG WORLDWIDE HEADQUARTERS • 910 E. HAmilton Avenue • Campbell, CA 95008 Telephone: 408.558.8500 • Fax: 408.558.8300 • www.ZiLOG.com

This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact

ZiLOG Worldwide Headquarters

910 E. Hamilton Avenue Campbell, CA 95008 Telephone: 408.558.8500 Fax: 408.558.8300 www.ZiLOG.com

Windows is a registered trademark of Microsoft Corporation.

Document Disclaimer

© 2000 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

Table of Contents

List of Figures

List of Tables

Z90255 ROM and Z90251 OTP 32 KB TV Controller with On-Screen Display

1 Overview

The Z90255 and Z90251 are the ROM and OTP versions of a Television Controller with On-Screen Display (OSD) that contains 32 KB of program memory.

- **•** The **Z90251** is the one-time programmable (OTP) controller used to develop code or prototypes for specific television applications or initial limited production. Program ROM and Character Generation ROM (CGROM) in the Z90251 are both programmable.
- **•** The **Z90255** incorporates the ROM code developed by the customer with the Z90251. Customer code is masked into both program ROM and CGROM.

An application-specific controller designed to provide complete audio and video control of television receivers and video recorders, the Z90255 provides advanced OSD features. Figure 1 illustrates a typical TV system application using the Z90255. Figure 2 is a block diagram of the Z90255 architecture.

Figure 1 Z90255-Based TV System Application

The Z90255 takes full advantage of Zilog's Z8 expanded register file space to offer greater flexibility in creating a user-friendly On-Screen Display (OSD).

Three basic addressing spaces are available: Program memory, Video RAM (VRAM) and the Register file. The register file is composed of 300 bytes of general-purpose registers, 16 control and status registers, one I/O port register and three reserved registers.

The OSD module supports 10 rows by 24 columns of characters. Each character color can be specified. There are eight foreground colors and eight background colors. When the foreground and background colors are the same, the background is transparent.

If Row, Second color and Character set are defined, an analog bar line can be displayed for volume control, signal levels, and tuning.

The OSD can display four character sizes:

- **•** 1X (14 x 18 pixels)
- **•** 2X (28 x 36 pixels)
- **•** Double width (28 x 18 pixels)
- **•** Double height (14 x36 pixels)

Inter-row spacing can be programmed within 0 to 15 Horizontal scan lines. Using multiple characters with zero inter-row spacing allows the creation of large psuedo icons.

A 14-bit Pulse Width Modulator (PWM) port provides necessary voltage resolution for a voltage synthesizer tuning system. Ten 6-bit PWM ports are used to control audio (base, treble, balance and volume) and video (contrast, brightness, color, tint and sharpness) signal levels.

There are 27 I/O pins grouped into four ports. These I/O pins can be configured through software to provide timing, status signals, serial and parallel input and output.

For real-time events, such as counting, timing and data communication, two onchip counter/timers are implemented. The Z90255 is packaged in a 42-pin SDIP and provides an ideal, reliable solution for high-volume consumer television applications.

1.1 Pin Assignment and Descriptions

Figure 3 shows the pin numbers for production and OTP device format.

- **Notes:** 1 The pins on the Z90255 and Z90251 are assigned to perform the functions identified in Tables 1, 2 and 3.
	- 2 PWM 6 can be either 6-bit or 14-bit PWM outputs.
	- 3 All signals with an overbar are active Low.

Table 1 Z90255 Production Device Pin Assignment

Note: 1 PWM 6 can be either 6-bit or 14-bit PWM outputs.

2 When Pins 39-42 are configured for 1^2 C, pins 39 and 40 comprise one channel, and pins 41 and 42 comprise another channel

1.2 Single-Purpose Pin Descriptions

Table 2 lists the single-purpose pin acronyms, pin names, and descriptions.

Table 2 Single-Purpose Pin Descriptions

Table 2 Single-Purpose Pin Descriptions (Continued)

1.3 Multiplexed Pin Descriptions

Table 3 lists the Multiplexed Pin acronyms, pin names, and descriptions.

Table 3 Multiplexed Pin Descriptions (Continued)

The Z90251 requires Zilog's Z90259ZEM Emulator with its proprietary Zilog Developmental Studio (ZDS) software for programming. To view how code is working, the emulator uses a ZOSD board which connects directly to a television screen. Refer to Figure 4.

Figure 4 Code Development Environment

2 Memory Description

A total of 300 bytes of general purpose register memory is implemented in the Z90255. These registers are composed of 236 registers from the standard register file and 64 registers from the expanded register file.

2.1 Standard Register File

The Z90255 Standard Register File consists of two I/O port registers (02h and 03h), 236 general purpose registers (04h-EFh) and 15 (F1h-FFh) control and status registers. Registers 00h, 01h, and F0h are reserved. Figure 5 is the register file map. Instructions can access registers directly or indirectly with an 8 bit address field. This also allows short 4-bit addressing using the Register Pointer. In the 4-bit mode, the register file is divided into sixteen working register groups. The upper nibble of the Register Pointer (FDh) addresses the starting location of the active working-register group.

Note: Registers E0h-EFh are only accessed through a workingregister and indirect addressing mode.

2.2 Expanded Register File

The register file has been expanded to provide additional system control registers, additional general purpose registers, and expanded mapping of peripheral devices and I/O ports in the register address area.

The lower nibble of the Register Pointer (FDh) addresses the Expanded Register File (ERF) Bank. The 0h value in the lower nibble identifies the Standard Register File to be addressed. Any other value from 1h to Fh selects an ERF Bank. When an ERF Bank is selected, register addresses from 00h to 0Fh access the sixteen ERF Bank registers, which in effect replace the first sixteen locations of the Z90255 Standard Register File. Only ERF Bank 4, ERF Bank 5, ERF Bank 6, ERF Bank 7, ERF Bank A, ERF Bank B, ERF Bank C and ERF Bank F are implemented in the Z90255 controller (Table 4).

2.3 Program Memory

The Z90255 has 32KB of program memory. Refer to Figure 6. The first 12 bytes of the program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to interrupt and program control routine addresses which are passed to the specified vector address. The IRQ0 vector is permanently assigned to the IR interrupt request. The IRQ1 vector is permanently assigned to the V_{SYNC} and H_{SYNC} interrupt request. Program memory starts at address 000Ch after being reset.

Reset Condition

%00 %0F $%7F$ %F0 %FF %FF SPL 0 0 0 0 0 0 0 0 x | x | x | x | x | x | x 0 0 0 0 0 0 0 0 x | x | x | x | x | x | x x | x | x | x | x | x | x 0 | x | x | x | x | x | x 1 | 1 | 1 | 1 | 1 | 1 | 1 0 0 0 0 0 0 0 1 1 | 1 | 1 | 1 | 1 | 1 | 1 x | x | x | x | x | x | 0 x | x | x | x | x | x | x x x x x x x x 0 0 x | x | x | x | x | x | x 0 0 0 0 0 0 0 0 xxxxxxxx %FE SPH %FD RP %FC FLAGS %FB IMR %FA IRQ %F9 IPR %F8 P01M %F7 P2CNTL %F6 P2M %F5 PRE0 %F4 T0 %F3 PRE1 %F2 T1 %F1 TMR %F0 Reserved D7 D6 D5 D4 D3 D2 D1 D0 x | x | x | x | x | 1 | x | x 0 0 0 0 0 0 0 0 1 | 1 | 1 | 1 | 1 | 1 | 0 %(F)0F WDTMR %(F)0E Reserved %(F)0D Reserved %(F)0C Reserved %(F)0B SMR %(F)0A Reserved %(F)09 PWM6H %(F)08 PWM6L %(F)07 MC_Reg %(F)06 MR_En %(F)05 MC_End %(F)04 MC_St %(F)03 PRT6_DTA **(4)** 1 1 1 1 1 1 1 1 %(F)02 PRT6_DRT %(F)01 4ADC_DTA %(F)00 PCON %(0)03 Reserved $% (0)02 P2$ %(0)01 Reserved %(0)00 Reserved D7 D6 D5 D4 D3 D2 D1 D0 Expanded Register Bank Pointer Working Register Group Pointer Z8 Register File **Register Expanded Register Bank (F)**
Register Reset Condition **Reset Condition** Reserved Expanded **Reserved Expanded Register
Reset Condition** Register x | x | x | x | x | x | x x x x 0 0 0 0 0 0 x | x | x | 0 | 0 | 0 | 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **(7) (B) (C) Register Pointer** 0 0 0 0 x x x x 1 | 1 | 1 | 1 | 1 | 1 | 1 **(5) (6) (A)** 0 0 0 0 0 0 0 0 x | x | 0 | 0 | 0 | 0 | 0 | 0 $x =$ undefined

Figure 5 Register File Map

PS001301-0800

Table 4 Register File Map

Figure 6 Program Memory Map

3 Watch-Dog Timer (WDT)

The Watch-Dog Timer (WDT) is driven by an internal RC oscillator. Therefore accuracy is dependent on the tolerance of the RC components. Table 5 describes the Watch-Dog Timer Mode register bits.

Table 5 Watch-Dog Timer Mode Register 0Fh: Bank F

Bit		-	J					
R/W	W	W	W	W	W	W	W	W
Reset								

Note: R = Read W = Write X = Indeterminate

WDT During Halt Mode (T2)

Bit 2 determines if the WDT is active during Halt Mode. A 1 value indicates active during Halt. The default is 1. A WDT timeout during Halt Mode resets control registers and ports to their default reset conditions.

Bit 3 determines if the WDT is active during Stop mode. A 1 value indicates active during Stop mode. A WDT timeout during Stop mode resets control registers and ports to their default reset conditions.

Bits 4, 5, 6 and 7 are reserved and must be cleared to 0.

The WDTMR register is accessible only during the first 60 processor cycles from the execution of the first instruction after Power-On Reset, Watch-Dog Reset, or a

Stop-Mode Recovery. After this point, the register cannot be modified by any means, intentional or otherwise.

The WDT is permanently enabled after Reset. To ensure that the WDT is set properly, use the following instructions as the first two instructions:

DI WDT

The Watch-Dog timer must then be constantly refreshed within the required timeout by executing the WDT Instruction.

Note: Executing the WDT instruction affects the Z (zero), S (sign), and V (overflow) flags.

A system reset overrides all other operating conditions and puts the microcontroller into a known state. To initialize the chip's internal logic, the Reset input must be held Low for at least 5 XTAL clock cycles. The control registers and ports are reset to default conditions after a POR, a reset from the Reset pin, or a WDT timeout while in Run Mode and Halt Mode. The control registers and ports are not reset to their default conditions after Stop Mode Recovery and WDT timeout while in Stop Mode.

The program counter is loaded with 000Ch. I/O ports and control registers are configured to their default reset states.

Resetting the microcontroller does not Affect the contents of the general-purpose registers.

The Watch-Dog Timer (WDT) is a retriggerable, one-shot timer that resets the microcontroller if it reaches its terminal count. When operating in the Run, Halt or Stop Modes, a WDT reset is functionally equivalent to a hardware POR reset.

4 Stop Mode and Halt Mode Operation

4.1 Power-Down Halt-Mode Operation

The Halt Mode suspends instruction execution and turns off the internal CPU clock. The on-chip oscillator circuit remains active so the internal clock continues to run and is applied to the counter/timer(s) and interrupt logic.

To enter the Halt Mode, the instruction pipeline must be flushed first to avoid suspending execution in mid-instruction. To do this, the application program must

execute a NOP instruction (opcode = FFh) immediately before the Halt instruction (opcode 7Fh), that is,

- FF NOP ;clear the instruction pipeline
- 7F Halt ;enter Halt Mode

The Halt Mode is exited by interrupts, generated either externally or internally. When the interrupt service routine is completed, the user program continues from the instruction after Halt.

The Halt Mode can also be exited via a POR/Reset activation or a Watch-Dog Timer (WDT) timeout. In this case, program execution restarts at the reset-restart address 000Ch.

To reduce power consumption further in the Halt Mode, the Z90255 and Z90251 allow dynamic internal clock scaling. Clock scaling can be accomplished on the fly by reprogramming bit 0 and/or bit 1 of the Stop-Mode Recovery register (SMR).

Note: Internal clock scaling directly effects Counter/Timer operation: adjustment of the prescaler and downcounter values might be required.

4.2 Stop Mode Operation

The Stop Mode provides the lowest possible device standby current. This instruction turns off the on-chip oscillator and internal system clock.

To enter the Stop Mode, the instruction pipeline must be flushed first to avoid suspending execution in mid-instruction. To do this, the application program must execute a NOP instruction (opcode=FFh) immediately before the Stop instruction (opcode=6Fh), that is,

- FF NOP ; clear the instruction pipeline
- 6F Stop ;enter Stop Mode

The Stop Mode is exited by any one of the following resets: Power-On Reset activation, WDT timeout, or a Stop-Mode Recovery source. When reset is generated, the processor always restarts the application program at address 000Ch.

POR/Reset activation is present on the Z90255 and Z90251 and is implemented as a reset pin and/or an on-chip power on reset circuit.

When the WDT is configured to run during Stop mode, the WDT timeout generates a Reset ending Stop Mode.

Stop-Mode Recovery (SMR) by the WDT increases the Stop Mode standby current (ICC2). This is because the internal RC oscillator is running to support this recovery mode. **Note:**

The Z90255 and Z90251 have Stop-Mode Recovery (SMR) circuitry. Two SMR methods are implemented, a single-fixed input pin or a flexible, programmable set of inputs. The Z8-base product specification should be reviewed to determine the SMR options available.

In simple cases, a Low level applied to input pin P27 triggers an SMR. To use this mode, pin P27 (I/O Port 2, bit 7) must be configured as an input before entering Stop Mode. The Low level on P27 must meet a minimum pulse width TWSM. Some microcontrollers provide multiple SMR input sources. The SMR source is selected via the SMR Register.

Note: Using specialized SMR modes (P27 input or SMR register based) or the WDT timeout (only when in the Stop Mode) provides a unique reset operation. Some control registers are initialized differently for a SMR/WDT triggered POR than a standard reset operation.

Note: The Stop Mode current (ICC2) is minimized when

- \sim V_{CC} is at the low end of the device operating range
- **-** WDT is Off in Stop Mode
- **-** Output current sourcing is minimized
- **-** All inputs (digital and analog) are at the low or high rail voltages

4.3 STOP Mode Recovery Register

The STOP Mode Recovery Register register selects the clock divide value and determines the mode of Stop Mode Recovery. All bits are Write-Only, except bit 7 which is Read-Only. Bit 7 is a flag bit that is hardware set in a Stop Mode Recovery condition, and reset by a power-on cycle. Bit 6 controls whether a Low level or a High level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4, of the SMR register, specify the source of the Stop-Mode Recovery signal. Bits 0 and 1 control internal clock divider circuitry. The SMR is located in bank F of the expanded register file at address 0Bh.

Table 6 contains Stop Mode Recovery (SMR) Register bit descriptions.

Table 6 Stop Mode Recovery (SMR) Register 0Bh: Bank F (SMR)

SCLK/TCLK Divide-by-16 Select (bit O)

 \overline{a}

This bit controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to reduce device power consumption selectively during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources counter/timers and interrupt logic).

Figure 7 illustrates Stop Mode Recovers Source/Level Select.

Bits			Operation		
4	З	2	Description of Action		
0	0	0	POR and/or external reset recovery		
0	0	1	P63 transition		
0	1	0	P62 transition (not in Analog Mode)		
1	0	1	P27 transition		
1	1	0	Logical NOR of P20 through P23		
1	1	1	Logical NOR of P20 through P27		

Table 7 Stop Mode Recovery Source

Stop Mode Recovery Delay Select (bit 5)

This bit, if High, enables the T_{POR} Reset delay after Stop Mode Recovery. The default configuration of this bit is 1. If the fast wake up is selected, the Stop Mode Recovery source is kept active for at least 5 TpC.

Stop Mode Recovery Level Select (bit 6) A_1 in this bit position indicates that a High level on any one of the recovery sources wakes the microcontroller from Stop Mode. A 0 indicates Low-level recovery. The default is 0 on POR. **Cold or Warm Start (bit 7)** This bit is set by the device when Stop Mode is entered. A 0 in this bit (cold) indicates that the device reset by POR/WDT Reset. A 1 in this bit (warm) indicates that the device awakens by a

SMR source.

Figure 7 Stop Mode Recovery Source/Level Select

Note: If P62 is used as an SMR source, the digital mode of operation must be selected before entering Stop Mode.

5 On-Screen Display

The On-Screen Display (OSD) module generates and displays a 10 row by 24 columns of 512 characters at 14 x 18-dots resolution. The color of each character can be specified independently.

The televison OSD controller uses H_{SYNC} and V_{SYNC} signals to synchronize its internal circuitry to the video signal, then outputs RGB and Video Blank (VBLANK) signals. The VBLANK signal is used to multiplex the OSD signal and video signal onto the screen. The result is that the On-Screen Display is superimposed over the TV picture.

The display results from the successful timing of several components:

- **•** OSD Positioning
- **•** Second Color Feature
- **•** Mesh and Halftone Effect
- **•** OSD Fade
- **•** Inter-Row Spacing
- **•** Character Generation

5.1 OSD Position

OSD Positioning is controlled by programming the following registers:

- **•** OSD Control Register (Table 8)
- **•** Vertical Position Register (Table 9)
- **•** Horizontal Position Register (Table 10)

OSD Control Register

Table 8 OSD Control Register 00h:Bank A (OSD_CNTL)

Note: R = Read W = Write X = Indeterminate

Bit 4, Sync Polarity, provides the polarity of the H_{SYNC} and V_{SYNC} signals. H_{SYNC} and V_{SYNC} must have the same polarity (see Figure 8). This feature is designed to provide flexibility for TV chassis designers.

Figure 8 Positive and Negative Sync Signals

Bit 3, Character Size, sets the size of the characters that are displayed. Character sizes 1X, 2X, double width and double height are supported. The default value is 1X.

To change the size of the characters in a row, alter the value of the bit during the previous horizontal interrupt. The character size of the first row is programmed during vertical interrupt (V_{SYNC}) processing. Character size is a row attribute.

Bits 2, 1, and 0, Vertical Retrace Blanking, set a time period when the OSD is disabled while the electron gun returns from the bottom to the top of the screen, and all VBLANK and RGB output are disabled. The blanking period is determined by counting horizontal pulses according to the following formula:

```
Blanking Period=(4 x (Vertical Retrace Blanking)+2) x THL
```
THL: one horizontal period

The retrace blanking bits, OSD_CNTL (2,1,0) must be set to deactivate the electron guns during the retrace period.

Vertical Position Register

The Vertical Position Register (Table 6) sets the vertical placement of the OSD on the screen. The unit of measure for placement is the number of scan lines from the top of the TV field.

Table 9 Vertical Position Register 01h:Bank A (VERT_POS)

Note: $R = Read W = Write X = Indeterminate$

The value required for this register can be computed using the following equation:

 $VERT_POS = (V_{POS} - 6) / 4$

VERT_POS represents the contents of bits 5,4,3,2,1,0 of the Vertical Position Register (VERT_POS). The default value is 0. When the value is 0, the OSD is at the top-most OSD position on the screen, with an offset of 06h scan lines above the OSD area.

 $VERT_POS$ is the number of scan lines from the V_{SYNC} to the OSD start position. V_{POS} must be a positive integer with a minimum value of Ah incrementing by 4.

Horizontal Position Register

The Horizontal Position Register sets the horizontal start position of the OSD (Table 7). The unit of measure for placement is the number of pixels from the left of the display screen.

Table 10 Horizontal Position Register 02h:Bank A (HOR_POS)

Note: $R = Read W = Write X = Indeterminate$

When working with Progressive mode, fringing does not work with 2X mode or double height mode, nor does Mesh work the same way as in Interlace mode.

The value required for this register can be computed using the following equation:

 $HOR_POS = (H_{POS} - 1) / 4$

HOR_POS represents the contents of bits 5,4,3,2,1,0 of the Horizontal Position Register (HOR POS). The default value is 3h. When the value is 3h, the OSD is at the left-most OSD position on the screen.

 H_{DOS} is the number of pixels from the left of the screen to the OSD start position. H_{POS} must be a positive integer with a minimum value of 5 incrementing by 4.

5.2 Second Color Feature

Second Color feature is the logical division of each column into two parts along each row for changing foreground color. The number of each half-column is called the Second Color Position.

The Second Color feature can be used to implement an analog bar for volume control, tuning, etc. The change step for color is half the character size. Refer to Tables 8 and 9.

Second Color Control Register

The Second Color Position is the place where the foreground color changes to the color defined in the Second Color Control Register.

Note: R = Read W = Write X = Indeterminate

Second Color Register

Table 12 Second Color Register 08h:Bank A (SNDCLR)

Bit		6	5	4	3	п		0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	x								
$N = \frac{1}{2}$									

Note: R = Read W = Write X = Indeterminate

Note: Column increment is 0.5. Offset is 03h. System software requires that the offset be added to the increment for the second color in the bar display. The bar position must be defined before the second color is enabled.

Bit 6 , HV_{SYNC} Interrupt Option, defines the procedure for processing when a second interrupt is issued before the first interrupt has completed processing. If bit 6 is set to 0, bit 6 is not pending the other interrupt (H_{SYNC} or V_{SYNC}) while one is in service. If bit 6 is set to 1, bit 6 is pending the other interrupt (H_{SYNC} or V_{SYNC}) while one is in service.

Figures 9 is an example of second color display in the eighth row of the OSD. Each of the small grid squares represents one pixel. Each column has two areas for second color display. In this example, the second color is at Position 6. The second color position for the first column has a value of 3 because the OSD is offset from the left of the TV screen at a distance equal to 03h. Each column is the size of one display character. Each Second color column is a half character column. The screen position offset is added to Second color position. Because the offset is $03h$, the Second color postions begin with $3 = (3+0)$, $4 = (3+1)$, $5 =$ $(4+1)$, and so forth.

Figure 9 Second Color Display

5.3 Mesh and Halftone Effect

Mesh is a grid-like area that contains an alternating pixel display of OSD and transparent zones. See Figure 10. The transparent zones allow the TV signal display to appear in part while the mesh display is active.

Halftone effect is a transparent area that appears slightly darker than the regular picture carried by the TV signal.

Mesh and halftone effects both serve as backgrounds for menus, action bars, and other On-Screen Displays. The mesh feature is only for interlaced-mode video systems.

Mesh can be controlled in two ways: through hardware or through software for alternating pixel display in different fields.
Z90255 ROM and Z90251 OTP 32 KB Television Controller with OSD

Figure 10 Mesh On

General descriptions of the registers used to control the mesh are contained in Tables 13 through 16.

Table 14 Mesh Column End Register 05h: Bank F (MC_End)

Note: R = Read W = Write X = Indeterminate

MC_St and MC_End define the width and horizontal position of the mesh window.

Bits 7, 6, 5, and 4, VBLANK Delay, set the amount of time that the VBLANK signal is properly aligned with the OSD RGB output with delay from external circuitries.

Bit 3, Character Foreground for Halftone Effect, defines whether displaying a foreground color for character display is included. If bit 3 is set to 0, halftone is disabled for pixels with foreground color. If bit 3 is set to 1, halftone is active for pixels with both foreground and background colors.

Bit 0, Mesh Window Row, sets the mesh effect to On or Off for the next row of the OSD.

Bit		6	5	4	3			0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset									
Note: $R = Read W = Write X = Indeterminate$									

Table 16 Mesh Control Register 07h: Bank F (MC_Reg)

When working with Progressive mode, mesh does not work the same way as in Interlace mode.

Bit 7, Halftone Output Delay on P20, is the amount of time that output of the halftone signal is delayed to compensate for the amount of delay of OSD RGB from external circuitries.

Bits 6, 5, and 4, Mesh Color, define the color of the mesh window. The colors are specified in Blue, Green, Red order, as shown in Table 17.

Bit $3, P20$ for Halftone, selects mesh or halftone effect. If bit 3 is set to 1, P20 outputs halftone. If reset to $0, P20$ is a normal I/O pin.

Bit 2, Software Field Number/Polarity of Halftone Output, has several possible values. The value of this bit remains the same for the entire mesh window; it does not change from row to row.

If bit 3 is set to 1 (halftone), bit 2 defines the polarity of halftone output. If bit 3 is reset to 0 and bit 1 is set to 1 , then bit 2 defines the field number (even or odd).

Bit 1, Software Mesh, defines whether hardware or software sets the current field number. When the value equals 0, hardware defines field number. When the value equals 1, software defines the field number.

Bit 0, Mesh Enable, disables or enables using mesh. This field is used in conjunction with MR_EN (0). The value of Mesh Enable is changed only when Mesh Window Row equals 0 (the current OSD row is not part of a mesh window). If the value is changed when the current row is part of the mesh window, partial or missing characters are likely to be displayed.

5.4 OSD Fade

Fading is the gradual disappearance of the OSD. Fading occurs vertically, up or down. Figure 11 shows the fade-down effect.

Fade control registers can only be updated during V_{SYNC} , not during row interrupt. Otherwise, unexpected results can occur.

Z90255 ROM and Z90251 OTP 32 KB Television Controller with OSD

Figure 11 Video Fade (Example)

This feature is controlled through the FADE_POS1 (Table 18), FADE_POS2 (Table 19), and ROW_SPACE registers (Table 20).

Bit		6	5	4	3			0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset								

Table 18 Fade Position Register 1 05h: Bank A (FADE_POS1)

Note: R = Read W = Write X = Indeterminate

Bits 3, 2, 1, and 0 define the boundary row for the fade area. The portion of the OSD above or below the row number fades up or down, as set in Fade Direction, ROW_SPACE(6).

The fade starts at the scan line set in $FADE_POS2$ (4,3,2,1,0) within the row number set in FADE_POS1 (3,2,1,0).

Table 19 Fade Position Register 2 06h: Bank A (FADE_POS2)

Bit		6	5	4	3			υ
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset								

5.5 Inter-Row Spacing

Inter-Row Spacing can be from 0 to 15 horizontal scan line (HL). A setting of 0 HL is called Continuous Row Display. A horizontal interrupt is generated at the start of each row. Software must program the spacing between the current row and the next row during the current horizontal interrrupt.

The time required to process a row must not exceed the display time of the row. Refer to Table 20.

Table 20 Row Space Register 04h: BankA (ROW_SPACE)

Note: $R = Read W = Write X = Indeterminate$

Bit 7, Fade ON/OFF, disables or enables the fade effect.

Bit 6, Fade Direction, controls the direction of the fade effect. When Fade Direction is set to 0, the bottom of the TV screen is faded out. Fading occurs beginning with the row number set in $FADE_POS1$ (3, 2, 1, 0) and the scan line number set in FADE $POS2$ (4,3,2,1,0). When the Fade Direction is set to 1, the top of the screen is faded out.

Bits 5 and 4, Halftone Effect Delay on P20, work with MC_REG (7). Bits $3, 2, 1$, and 0 , Inter-Row Space, specify the number of HL to add between displayed rows.

5.6 Character Generation

Character generation provides the content of the OSD. The Z90255 supports 14 pixel (horizontal) by 18-pixel (vertical) character display with 512 character sets.

Character Cell Resolution

Characters are mapped pixel-by-pixel in Character Generation Read-Only Memory (CGROM).

Figure 12 Character Pixel map in CGROM

Figure 12 is an example of a 512 character set where the character pixel map represents the first and last characters. It is 14 pixels horizontal and 18 pixels vertical. Each row in the map is 7 bits long, half the width of the character scan line.

Even numbered rows in the map correspond to pixels on the left half of the character scan line; odd rows in the map correspond to pixels on the right half of the character scan line.

The Hex Add column is a hexadecimal number that serves as an address for the group of pixels from the starting point of the scan line. Addressing begins at 0000h and ends at 0023h for the first character. There is an address gap between characters. The starting address for the second character is 0040h.

Each bit in the map sets the foreground/background designation of the corresponding pixel:

- 0 background pixel
- 1 foreground pixel

The patterns formed by the bits comprise the characters that are displayed when the scan line is output to the screen.

Each of these character pixel maps is one character; 512 characters can be mapped.

Several characters can be combined to form a large icon. Figures 13 is an example of a large icon. Each block marked by the darker grid lines is 14 x 18 pixels, one character.

Figure 13 Example of a Multiple Character Icon

5.7 Character Size and Smoothing Effect

The Z90255 supports four character sizes: 1X, 2X, double width, and double height. The 2X size duplicates each pixel horizontally and vertically to reach double size. Figure 14 shows a character at 1X, 2X without smoothing, and 2X with smoothing.

Smoothing means enhancing a character to improve its appearance. This effect can be applied to 2X and double width characters, and is enabled and disabled in DISP_ATTR: 03h: Bank A (4).

Check the effect of smoothing on 2X and double width characters before finalizing OSD programming.

Figure 14 Smoothing Effect on 2X Character Size

5.8 Fringing Effect

Fringing means surrounding a character with a different color than the foreground and background colors. Refer back to Figure 8. Fringing adds visual appeal to the character presentation.

The fringing effect is enabled or disabled in $DISP$ $ATTR: 03h: Bank A (5)$. The fringing color is set in $INT_ST: 07h: Bank C (7)$ to either 0, the character background color, or to 1 , a RGB color specified in $INT ST: 07h:$ Bank C (6,5,4). The eight RGB colors available for fringing and background are defined in Table 21.

The fringing feature is NOT available in Progressive Mode.

5.9 Display Attribute Control

Display Attribute Control determines screen display characteristics for the entire screen, not just the OSD area. The background that covers the entire screen is called the Master Background. Its color setting can be used to generate a blue screen when the TV signal is not present. Table 22 shows the Display Attribute Register.

Table 22 Display Attribute Register 03h: Bank A (DISP_ATTR)

Note: R = Read W = Write X = Indeterminate

Bit 7, Display Enable, disables or enables using foreground and background color, and therefore character display. When this bit is set to 0, effective space characters are sourced from the video RAM. Background On/Off and row background color are programmed independently. When bit 7 is set to 1, the actual video RAM characters are displayed.

Bit 6, Master Background Enable, disables or enables using a background color for the entire screen instead of the broadcast signal. If this bit is set to 1, the incoming video signal blanks and the screen background displays color according to the background color bits. The color is specified in bits 2 , 1 , 0 . If bit 6 is set to 0, the incoming video signal is displayed.

Bit 5, Fringe Enable, sets the fringe effect ON or OFF.

Bit 4, Smoothing Effect Enable, sets smoothing ON or OFF, and is available for 2X and double width characters.

Bit 3, RGB Polarity, sets color polarity of OSD color output signals to positive or negative.

Bits 2, 1, and 0 form the color for the master background. The eight possible colors are the same ones listed in Table 21.

Video Refresh RAM Access

The Z90255 supports 12-bit character data. Nine bits, P8 and P7 through P0, contain character code. Three additional bits, C2 through C0, contain color palette information. See Figures 15.

Color Palette Selection bits serve as a 3-bit Color Index to the color palette lookup table. When software writes Character Byte data (7-0) into VRAM, it also takes the data in the color index register and writes the corresponding Color Palette Selection Bits $(10-8)$ and the most significant bit of character data (P8).

When updating 3-bit color index data, the most significant bit of the character data must also be updated. Table 20 contains VRAM structure and memory mapping.

Figure 15 VRAM Data Path for 512 Character Set

Table 23 VRAM Structure and Memory Map

Row 6 Video RAM buffer FCC0h $Row 6 D[11:8]$ FEC1h $FCC1h$ FED8h FCD8h Row 7 Video RAM buffer FCE0h $Row 7 D[11:8]$ FEE1h FCE1h FEF8h | FCF8h Row 8 Video RAM buffer FD00h Row 8 D[11:8] FROM FROM THE ROOM THE ROOM FOR THE ROOM FF18h FD18h Row 9 Video RAM buffer FD20h Row 9 D[11:8] F FF21h F D21h FF38h FD38h **Character Code Data Bit[11] , Character Color C[2:0] Character Code Data Bit[7:0]**

Table 23 VRAM Structure and Memory Map (Continued)

Hardware processes the entire 12 bits of data at the same time it processes the OSD.

The Color Palette Selection Bits (10-8) are decoded as described in Table 24.

Table 24 Color Palette Selection Bits

There are eight different foreground/background palettes, including the 000h case that reads the color(s) from the ROW_ATTR register mapped into video RAM.

Color Table and Color Index Register

Table 25 lists the bits in the Color Index Register.

Table 25 Color Index Register 09h: Bank C (CLR_IDX)

Note: R = Read W = Write X = Indeterminate

When the Color Index has a value other than 000h, the value indicates the number of the color palette that contains the RGB foreground and background colors to be displayed. In the Color Palette register descriptions below, the following notation is used:

The registers for color palettes 0 through 6 are listed in Table 26 through Table 32.

Table 26 Color Palette 0 Register 09h: Bank A (CLR_P0)

Bit		6	5	4	3	2		U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset								

Note: R = Read W = Write X = Indeterminate

Table 27 Color Palette 1 Register 0Ah: Bank A (CLR_P1)

Table 28 Color Palette 2 Register 0Bh: Bank A (CLR_P2)

Note: R = Read W = Write X = Indeterminate

Table 29 Color Palette 3 Register 0Ch: Bank A (CLR_P3)

Note: R = Read W = Write X = Indeterminate

Table 30 Color Palette 4 Register 0Dh: Bank A (CLR_P4)

Table 31 Color Palette 5 Register 0Eh: Bank A (CLR_P5)

Note: R = Read W = Write X = Indeterminate

Table 32 Color Palette 6 Register 0Fh: Bank A (CLR_P6)

Row Attribute Register

The Row Attribute Register (Table 33) is mapped to VRAM, as shown in Table 20. This register controls row background and foreground display. If the Color Index is set to 000h, the display color is read from the Row Attribute Register.

Bit		灬 o	b	4	N	e		u
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	x	x	x	x	x	x	x	

Table 33 Row Attribute Register (ROW_ATTR)

Note: $R = Read W = Write X = Indeterminate$

5.10 HV Interrupt Processing

An interrupt is issued at the beginning of a row and at the leading edge of the V_{SYNC} signal. The leading edge of the first H_{SYNC} of a row constitutes the beginning of a row. The Z90255 software tracks this cycle as two recurring events, the Horizontal (H_{SYNC}) Interrupt and the Vertical (V_{SYNC}) Interrupt.

A V_{SYNC} interrupt marks the time for displaying a new field of a TV frame. Displaying subsequent rows coincides with the issuance of the H_{SYNC} interrupt. The interrupts mark the time when displaying a row or start of a field is to occur.

Each text row is comprised of 18 scan lines. Each scan line takes 63.5 µs to be displayed. So, 1143 µs is the amount of time available to change programming for the next row. Double-size and double-height characters span 36 scan lines,

allowing 2286 µs to program the next row. Additional programming time is available with inter-row spacing. VRAM is updated during that time.

If the program has too much to display, black lines appear at the top of the screen.

The HV Interrupt Status Register (Table 34) keeps track of the type of interrupt issued, horizontal or vertical.

Bit		6	5		N			u
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset								

Table 34 HV Interrupt Status Register 07h: Bank C (INT_ST)

Note: $R = Read W = Write X = Indeterminate$

Note: The fringing feature is not available in Progressive Mode.

Bit 7, Fringe Color Selection, sets the fringe color to the background color or to a Red, Green, and Blue color specified in bits 6,5,4.

Bit 3, Palette Mode, sets color to Normal or VRAM Mode. When the value is 0 (Normal Mode), the color attribute of a row is controlled by values in the ROW_ATTR register which is mapped in VRAM, but the Color Palette Selection Bits

are ignored. When the Palette Mode value is 1, the Color Palette Selection Bits are used, unless they are set to 0s. In that case, the values in the ROW_ATTR register are used.

Bit 2, Horizontal Interrupt Enable, disables or enables the horizontal (H_{SYNC}) interrupt.

Bit 1, Vertical Interrupt, has different meanings depending on its Read and Write status. In Read State, a value of 0 indicates that a vertical interrupt was not issued; a value of 1 indicates that a vertical interrupt was issued. In Write State, a value of 0 has no effect; a value of 1 resets the vertical interrupt flag.

Bit 0, Horizontal Interrupt, has different meanings depending on its status. In Read State, a value of 0 indicates that a horizontal interrupt was not issued; a value of 1 indicates that a horizontal interrupt was issued. In Write State, a value of 0 has no effect; a value of 1 resets the horizontal interrupt flag.

When an interrupt is issued while another interrupt is processing, the last-issued interrupt is pended. The interrupt-flag bit which is in service (the interrupt issued first) must be cleared or serviced before the pended interrupt can be processed $(see SDCLR(6)).$

H_{SYNC} and V_{SYNC} Requirements

H_{SYNC} and V_{SYNC} must meet all TV broadcasting specifications. The minimum width of V_{SYNC} must conform to the specification in Figure 16.

 V_T must be larger than 1.5 x (H_{CYCLE} +H_T). The same timing specification must applied in negative polarity.

Figure 16 HSYNC **and V**SYNC **Specification**

The rising edge of V_{SYNC} must not coincide with the rising edge of H_{SYNC} to be sure that the controller recognizes both rising edges.

6 Z90255 I2C Master Interface

The Z90255 has a hardware module which supports the $I²C$ Master interface. Bus arbitration and Masters' arbitration logic is NOT implemented; in other words, the Z90255 is designed for a **Single Master** application.

The I²C interface can be configured to run at four different transfer speeds defined by bits (1 , 0) in the I²C Control Register ($\texttt{I}^2\texttt{C_CNTL}:\texttt{~0Ch}$, $\texttt{Bank:C}$).

To circumvent possible problems on both DATA and SCLK lines, digital filters with time constant equal to $3T_{\rm sc}$ are implemented on all inputs of the I²C bus interface. The Z90255 has two separate I^2C busses which share the same I^2C state machine.

The 1^2 C module is enabled by setting bit (2) in the I2C CNTL register to 1(see Figure 17). This bit blocks out 1^2C logic if it is set to 0. To prevent switching the 1^2C bus during activation, bits (7,6) of the Port 2 Data Register for 1^2C selection 1 (bits (5,4) of Port 2 Data Register for 1^2C selection 0) should be set to 1 before the 1^2C module is enabled.

- Notes: 1 When the I²C module is enabled, pins used as I²C must be configured as output in the Port 2 Mode Register ($P2M$: F6h). If P27/P26 or P25/P24 are used as $1²C$ pins, then these pins are automatically set to open-drain mode.
	- 2 Port 2 must be configured in standard drive mode (PCON: 00h: Bank F) when the 1^2C interface is active.

Figure 17 Bidirectional Port Pin Pad Multiplexed with I2C Port

			. .					
Bit		6	Ð	4	3	n		0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	x	x			x	x	х	

Table 35 Master I2**C Control Register 0Ch: Bank C (I**2**C_CNTL)**

Note: R = Read W = Write X = Indeterminate

If bits 4 and 5 both equal 1, then the I^2C Selection 0 prevails.

Controlling the I2**C Interface**

Software controls the 1^2C module by writing appropriate commands into the 1^2C Command Register $(\mathbb{I}^2C_CMD:0Bh:0Ch)$. See Table 36.

Table 36 Master I2**C Command Register 0Bh: Bank C (I**2**C_CMD)**

Note: $R = Read W = Write X = Indeterminate$

Software puts data to be transmitted into I2C Data Register (Table 37) and reads received data from it. Bit 7 in this register is used as an acknowledge bit when receiving data from a Slave. Bit ${\scriptstyle 0}$ of $\scriptstyle \texttt{I}^2$ C_DATA register contains an acknowledgment bit generated by the Slave. Refer to Table 38.

Table 38 Master I2**C Bus Interface Commands**

Z90255 ROM and Z90251 OTP 32 KB Television Controller with OSD

7 Input/Output Ports

There are 20 input/output (I/O) ports. In addition, seven pulse-width modulators (PWM), PWM1 through PWM6, and PWM11, can be configured as regular output ports. The maximum number of I/O ports available is 27. Please refer to the port bank and number carefully for exact addressing and access. See Table 39 through Table 49.

Table 39 Port configuration Register 00h: Bank F (PCON)

Note: $R = Read W = Write X = Indeterminate$

Ports 2, 4, and 6 can be set for Standard or Low EMI. The Low EMI option can also be selected for the microcontroller oscillator or OSD oscillator. Standard (1) is the High setting. Following Power-On Reset, Bits 1, 2, 5, 6, 7 each has a value of 1.

Table 40 Port 2 Mode Register F6h: P2M

Note: R = Read W = Write X = Indeterminate

When P27/P26 or P25/P24 are used as I²C pins, then these pins are automatically set to open-drain mode.

Z90255 ROM and Z90251 OTP 32 KB Television Controller with OSD

7.1 Port 4 Pin-Out Selection Register

Bits 5,4,3, and 2 control the configuration of multiplexed pins 20, 19, 18, and 17. If a bit is set to 0, the pin functions as a PWM output port. If a bit is set to 1, the pin functions as a programmable regular input/output port. See Table 42. This value is the default following a Power-On Reset.

Table 43 Port 4 Data Register 05h: Bank C (PRT4_DTA)

Table 44 Port 4 Direction Control Register 06h: Bank C (PRT4_DRT)

7.2 Port 5 Pin-Out Selection Register

Table 45 PWM Mode Register 0Dh: Bank B (P_MODE)

Note: R = Read W = Write X = Indeterminate

Table 46 Port 5 Data Register 0Ch: Bank B (PRT5_DTA)

Bit		6	5		3	2		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	x							

Table 47 Port 5 Direction Control Register 0Eh: Bank B (PRT5_DRT)

Note: R = Read W = Write X = Indeterminate

7.3 Port 6 Data Register

Table 49 Port 6 Direction Control Register 02h: Bank F (PRT6_DRT)

Bit		6	5		3			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset								

8 Infrared Interface

The Z90255 supports the Infrared (IR) Remote Control interface with a minimum of software overhead.

Two bytes of data are received through the Infrared (IR) Interface. The lower byte, bits 7-0, is stored in IR Capture Register 0. The upper byte, bits 15-8, is stored in IR Capture Register 1.

When an IR interrupt occurs, the IR capture registers contain the amount of time passed from the previous IR interrupt if bit 0 in the TCR0 is set to 0. If bit 0 is set to 1, the IR capture registers contain the amount of time passed from the last overflow of the IR capture counter. The IR interrupt flags are reset by the IR interrupt service routine software. Refer to Table 50 through Table 53.

Timer Control Register 0

Rising edge (falling edge) interrupt is preserved even when a falling edge (rising edge) interrupt occurs. But it is overridden by a second rising edge (falling edge) if the second one occurs before the first rising edge (falling edge) is serviced. Preservation of the interrupt means that it generates the hardware interrupt after the first interrupt is serviced when two different (rising edge/falling edge) interrupts are already ON.

Bit		6	Ð	4	3	◠		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	x	х	x	x	x	x	x	

Table 50 Timer Control Register 0 01h: Bank C (TCR0)

During the interrupt service routine, software must read the contents of Timer Control Register 0. Then it checks which bit is set to 1, indicating the type of edge which generated the interrupt.

Bit 6 resets the IR Capture Timer. To stop the timer, set this bit to 1. To start the timer, set the bit to 0.

Bits 5 and 4 set the IR Capture Edge. The rising edge, the falling edge, or both edges of an input signal can be used as the source of IR interrupts. If both edges are set as interrupt sources, Timer Control Register 0 (TCR0: 01h: Bank C) must be read and checked by the Interrupt Service Routine (ISR) in order to identify which edge was captured.

Bits 3 and 2 contain a time constant used in a digital filter to process the IR Capture module in order to prevent errors.

Bits 1 and 0 set the IR Capture Counter to one of four different speeds.

The IR capture counter is driven by the clock generated by dividing the system clock in the Z90255.

Bit		O	່ວ	A	., u			
R/W	D ''	₽ \cdot	R	D ''	₽ ''	ĸ	n	
Reset								

Table 52 IR Capture Register 0 03h: Bank C (IR_CP0)

┑

Bit		6	5	4		3	2			
R/W	R	R	R	R		R	R	R	R	
Reset	0	0	0	0		0	0	0		
Note: $R = Read W = Write X = Indeterminate$										
Bit/		Bit								
Field		Position		R/W			Value Description			
IR Capture Register 1	7,6,5,4,3,2,1,0		R			Reading High Byte of IR Capture Data				

Table 53 IR Capture Register 1 04h: Bank C (IR_CP1)

9 Pulse Width Modulators

The Z90255 has 11 Pulse Width Modulator channels. PWM1 through PWM10 have 6-bit resolution and are typically used for audio and video level control. PWM11 has 14-bit resolution and is typically used for voltage synthesis tuning. PWM11 uses two registers to accommodate its 14-bit resolution. PWM6 can be configured as either 14-bit or 6-bit.

9.1 PWM Mode Register

PWM Mode Register (Table 54) controls the setting of multiplexed pins 1-7. These pins can be configured to function as PWM output ports or regular output ports. If a bit is reset to 0 , the pin outputs the PWM signal. If a bit is set to 1 , the pin is a regular output port.

R/W R/W R/W R/W R/W R/W R/W R/W	Bit	6	Ð	3		
	R/W					
	Reset					

Table 54 PWM Mode Register 0Dh: Bank B (P_MODE)

Note: PWM6 can be either 6- or 14-bit depending on the bit status in bit7.

Port 4 Pin-Out Selection Register

Bits 5, 4, 3, and 2 of the Port 4 Pin-Out Selection Register (Table 55) control the configuration of multiplexed pins 20, 19, 18, and 17. If a bit is reset to 0, the pin functions as a PWM output port. This value is the default following a Power-On Reset. If a bit is set to 1 , the pin functions as a programmable regular input/output port.

9.2 PWM1 through PWM11

Two data registers (PWM11H and PWM11L) hold the 14-bit PWM11 ratio. If PWM6 is configured to 14-bit, two data registers (PWM6H and PWM6L) hold the 14-bit PWM6 ratio. The upper 7 bits control the width of the distributed pulse. The lower 7 bits distribute the minimum resolution pulse in the various time slots. Using this technique, the pseudo-repetition of frequency is raised up to 128 times faster than ordinary pulse width modulation.

There are 128 time slots which start from time slot 7Fh to 0h because a 14-bit binary down counter is used. When the glitch exceeds 127 pulses, the upper 7 bits take precedence and fill 128 pulses of the same width in different locations. Generating the pulse-train output requires the following equation: Time slot (Fts) and one cycle of frequency (F14).

```
Fdp (Distribution pulse frequency)=XTAL/128 (Hz)
Fts (Time slot frequency) = XTAL/128 (Hz)
F14 (a cycle/frequency) = XTAL /16384 (Hz)
```
When the 6-bit data is 00h, the PWM output is Low. The maximum value is 3Fh and emits High DC-level output.

A selected PWM cycle/frequency is shown in the following equation:

```
F6 (a cycle/frequency) = XTAL/16/64 (Hz)
```
71 ZiLOG

Figure 18 and Figure 19 illustrate various timing pulses and resultant frequencies for the 6-bit and 14-bit PWMs.

Figure 18 Pulse Width Modulator Timing Diagram, 6 Bit

Z90255 ROM and Z90251 OTP 32 KB Television Controller with OSD

Figure 19 Pulse Width Modulator Timing Diagram, 14-Bit

The following tables contain data register information for registers PWM1 -PWM11.

Table 56 PWM 1 Data Register 02h: Bank B (PWM1)

Note: R = Read W = Write X = Indeterminate

Table 57 PWM 2 Data Register 03h: Bank B (PWM2)

Note: R = Read W = Write X = Indeterminate

Table 58 PWM 3 Data Register 04h: Bank B (PWM3)

Table 59 PWM 4 Data Register 05h:Bank B (PWM4)

Note: R = Read W = Write X = Indeterminate

Table 60 PWM 5 Data Register 06h: Bank B (PWM5)

Bit		6	5	4	3	$\mathbf{2}$		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	X	X	0	0	0	0	0	
$R = Read W = Write X = Indeterminate$ $\mathbf{1}$								
Bit/ TEAL	Bit $D = 147.4$		DAM	\mathbf{V}		December 1984		

Table 61 PWM 6 (6-bit)Data Register 07h: Bank B (PWM6)

Table 62 PWM 7 Data Register 08h: Bank B (PWM7)

Note: R = Read W = Write X = Indeterminate

Table 63 PWM 8 Data Register 09h: Bank B (PWM8)

Table 64 PWM 9 Data Register 0Ah: Bank B (PWM9)

Table 65 PWM 10 Data Register 0Bh: Bank B (PWM10)

Bit		6	5		3	2		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	x	x				U		
Note: $R = Read W = Write X = Indeterminate$								

Table 66 PWM 6 (14-bit) High Data Register 08h: Bank F (PWM6H)

Bit/ Field	Bit Position	R/W	Value	Description
Reserved	7.6	R W		Return 0 No effect
PWM 6 Bits 13 - 8	5,4,3,2,1,0	R/W		

Table 67 PWM 6 (14-bit) Low Data Register 09h: Bank F (PWM6L)

Table 69 PWM 11 Low Data Register 01h: Bank B (PWM11L)

79

Z i L O G

9.3 Digital/Analog Conversion with PWM

The televison OSD controller can generate square waves which have fixed periods but variable duty cycles. If this type of signal passes through an RC integrator, the output is a DC voltage proportional to the pulse width of the square wave. Refer to Figure 20, Cases A and B show fixed voltage samples while Case C shows a varying voltage example.

Figure 20 Analog Signals Generated from PWM Signals

10 Analog-to-Digital Converter

The Z90255 is equipped with a 4-bit flash analog-to-digital converter (ADC) that can be used as either three or four bit configurations. There are four multiplexed analog-input channels. There are two register addresses, one for 3-bit (Table 70) ADC (3ADC_DTA: 00h: Bank C), and one for 4-bit (Table 71) ADC $(4ADCDTA: 01h: Bank F)$. Because no default is set, system software must configure the control register for the preferred ADC.

Converted 3-bit data is available as bits 0, 1, and 2 of the 3-bit ADC data register.

Converted 4-bit data is available as bits 0, 1, 2, and 3 of the 4-bit ADC data register.

Figure 21 illustrates four input pins (P60/ADC3, P61/ADC2, P41/ADC1, and P62/ADC0) which function as analog-input channels and as digital I/O ports. To support the analog function, the digital ports must be configured as analog through software. Analog/digital selection is controlled by bits 4 and 3 of the 3-bit ADC Data Register, and by bits 5 and 4 of 4-bit ADC Data Register.

- **•** If ADC Input Selection equals 00, ADC0 is selected; this value is the default following POR.
- **•** If ADC Input Selection equals 01, ADC1 is selected.
- **•** If ADC Input Selection equals 10, ADC2 is selected.
- **•** If ADC Input Selection equals 11, ADC3 is selected.

Sampling occurs at one-eighth of an ADC-clock tick. One ADC-clock tick equals one-half, one-third, or one-quarter of a system-clock (SCLK) tick, as set by 3ADC DTA(6,5) for 3-bit or 4ADC DTA (7,6) for 4-bit. If ADC speed bits are set to 00, the ADC is not operative; this is the default value following POR. If these bits equal 01, ADC speed is based on one-half of a system-clock tick, SCLK/2. If these bits equal 10, ADC speed is based on one-third of a system-clock tick, SCLK/3. If these bits equal 11, ADC speed is based on one-quarter of a systemclock tick, SCLK/4.

Bit			J		 ◡			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	λ ◠					\cdot ́	↗	

Table 70 3-Bit ADC Data Register 00h: Bank C (3ADC_DTA)

Note: R = Read W = Write X = Indeterminate

Table 71 4-Bit ADC Data Register 01h: Bank F (4ADC_DTA)

P41 must be set to input mode to select ADC1.

Z90255 ROM and Z90251 OTP 32 KB Television Controller with OSD

ADC Block Diagram

Figure 21 ADC Block Diagram

11 Electrical Characteristics

11.1 Absolute Maximum Ratings

Stress exceeding the levels listed in the Operational Limits can cause permanent damage to the device. These limits represent stress limits only, not optimal operating levels. Exposure to maximum rating conditions for extended periods can affect device reliability.

Table 72 Operational Limits

A typical value is 25° C. Minimum and maximum values are 0° C and 70° C respectively.

11.2 DC Characteristics

Table 73 DC Characteristics

Note: 1 ST = standard drive, le = low EMI drive 2 For XTAL2 and OSDX2

11.3 AC Characteristics

The numbers in Table 74 correspond to the numbered signal segments in Figure 22.

Table 74 AC Characteristics

11.4 Timing Diagram

Figure 22 Timing Requirements of External Inputs

Z90255 ROM and Z90251 OTP 32 KB Television Controller with OSD

12 Packaging

Figure 23 42-Lead Shrink Dual-in-line Package (SDIP)

Ordering Information

ROM Code Submission

ROM Code Submission Instructions

ROM Code can be submitted on ZiLOG's web site at http://www.zilog.com.

Top Mark Information

Mark Permanency: 3X soak into Alpha 2110 at 63° to 70°C, for 30 seconds duration each soak. Mechanical brush after each soak.

Customer Feedback Form

Z90255 Product Specification

If there are any problems while operating this product, or any inaccuracies in the specification, please copy and complete this form, then mail or fax it to ZiLOG. Suggestions welcome!

Customer Information

Product Information

Return Information

ZiLOG System Test/Customer Support 910 E. Hamilton Avenue, Suite 110, MS 4–3 Campbell, CA 95008 Fax: (408) 558-8536 Email: tools@zilog.com

Problem Description or Suggestion

Provide a complete description of the problem or suggestion. For specific problems, include all steps leading up to the occurrence of the problem. Attach additional pages as necessary.