

FEATURES

Controlled Baseline

 One Assembly/Test Site, One Fabrication Site

- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Automatic Feed-Forward Compensation
- Programmable Pulse-by-Pulse Current Limiting
- Automatic Symmetry Correction in Push-Pull Configuration
- Enhanced Load-Response Characteristics
- Parallel Operation Capability for Modular Power Systems
- Differential Current-Sense Amplifier With Wide Common-Mode Range
- Double Pulse Suppression
- 500-mA (Peak) Totem-Pole Outputs
- ±1% Bandgap Reference
- Undervoltage Lockout
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DESCRIPTION/ORDERING INFORMATION

The UC1846-EP control IC provides all of the necessary features to implement fixed-frequency, current-mode control schemes, while maintaining a minimum external parts count. The superior performance of this technique can be measured in improved line regulation, enhanced load-response characteristics, and a simpler, easier-to-design control loop. Topological advantages include inherent pulse-by-pulse current-limiting capability, automatic symmetry correction for push-pull converters, and the ability to parallel power modules, while maintaining equal current sharing.

Protection circuitry includes built-in undervoltage lockout and programmable current limit, in addition to soft-start capability. A shutdown function is also available, which can initiate either a complete shutdown with automatic restart or latch the supply off.


Other features include fully latched operation, double pulse suppression, deadline adjust capability, and a $\pm 1\%$ trimmed bandgap reference.

The UC1846-EP features low outputs in the OFF state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

- Soft-Start Capability
- Shutdown Terminal
- 500-kHz Operation



UC1846-EP **CURRENT-MODE PWM CONTROLLER**



Ü

TEXAS INSTRUMENTS


www.ti.com

SGLS329-MAY 2006

ORDERING INFORMATION

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC – DW	UC1846MDWREP	UC1846MEP

BLOCK DIAGRAM



Absolute Maximum Ratings⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply voltage (pin 15)			40	V
Collector supply voltage (pin 13)			40	V
Output current, source or sink (pins 11, 14)			500	mA
Analog inputs (pins 3, 4, 5, 6, 16)		-0.3	V _{IN}	V
Reference output current (pin 2)			-30	mA
Sync output current (pin 10)			-5	mA
Error amplifier output current (pin 7)			-5	mA
Soft-start sink current (pin 1)			50	mA
Oscillator charging current (pin 9)			5	mA
Power dissipation	$T_A = 25^{\circ}C$		1000	mW
	$T_{\rm C} = 25^{\circ}{\rm C}$		2000	IIIVV
Storage temperature range		-65	150	°C
Lead temperature (soldering, 10 s)			300	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, pin 13. Currents are positive into, negative out of the specified terminal.

UC1846-EP CURRENT-MODE PWM CONTROLLER SGLS329-MAY 2006



Electrical Characteristics

 $T_{\rm A}$ = –55°C to 125°C, $V_{\rm IN}$ = 15 V, $R_{\rm T}$ = 10 k, $C_{\rm T}$ = 4.7 nF, $T_{\rm A}$ = $T_{\rm J}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference					
Output voltage	$T_{\rm J} = 25^{\circ}C, I_{\rm O} = 1 \text{ mA}$	5.05	5.1	5.15	V
Line regulation	V _{IN} = 8 V to 40 V		5	20	mV
Load regulation	$I_L = 1 \text{ mA to } 10 \text{ mA}$		3	15	mV
Temperature stability	Over operating range ⁽¹⁾		0.4		mV/°C
Total output variation	Line, load, and temperature ⁽¹⁾	5		5.2	V
Output noise voltage	10 Hz \leq f \leq 10 kHz, T _J = 25°C ⁽¹⁾		100		μV
Long-term stability	T _J = 125°C, 1000 h		5		mV
Short-circuit output current	V _{REF} = 0 V	-10	-45		mA
Oscillator					
Initial accuracy	$T_J = 25^{\circ}C$	39	43	47	kHz
Voltage stability	V _{IN} = 8 V to 40 V		-1	2	%
Temperature stability	Over operating range ⁽¹⁾		-1		%
Sync output high level		3.9	4.35		V
Sync output low level			2.3	2.5	V
Sync input high level	Pin 8 = 0 V	3.9			V
Sync input low level	Pin 8 = 0 V			2.5	V
Sync input current	Sync voltage = 3.9 V, Pin 8 = 0 V		1.3	1.5	mA
Error Amplifier					
Input offset voltage			0.5	5	mV
Input bias current			-0.6	-1	μA
Input offset current			40	250	nA
Common-mode range	V _{IN} = 8 V to 40 V	0		$V_{IN} - 2$	V
Open-loop voltage gain	ΔV_{O} = 1.2 V to 3 V, V _{CM} = 2 V	80	105		dB
Unity gain bandwidth	$T_{\rm J} = 25^{\circ} {\rm C}^{(1)}$	0.7	1		MHz
CMRR	$V_{CM} = 0 V$ to 38 V, $V_{IN} = 40 V$	75	100		dB
PSRR	V _{IN} = 8 V to 40 V	80	105		dB
Output sink current	$V_{ID} = -15 \text{ mV to } -5 \text{ V}, \text{ V}_{PIN7} = 1.2 \text{ V}$	2	6		mA
Output source current	V_{ID} = 15 mV to 5 V, V_{PIN7} = 2.5 V	-0.4	-0.5		mA
High-level output voltage	R _L = 15 kΩ (pin 7)	4.3	4.6		V
Low-level output voltage	$R_L = 15 \text{ k}\Omega \text{ (pin 7)}$		0.7	1	V

(1) These parameters, although specified over the recommended operating conditions, are not 100% tested in production.

Electrical Characteristics (continued)

 $T_A = -55^{\circ}C$ to $125^{\circ}C$, $V_{IN} = 15$ V, $R_T = 10$ k, $C_T = 4.7$ nF, $T_A = T_J$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current-Sense Amplifier	!			1	
Amplifier gain	V _{PIN3} = 0 V, Pin 1 open ⁽²⁾⁽³⁾	2.5	2.75	3	V
Maximum differential input signal (V _{PIN4} – V _{PIN3})	Pin 1 open, ⁽²⁾ R _L (pin 7) = 15 kW	1.1	1.2		V
Input offset voltage	V _{PIN1} = 0.5 V, Pin 7 open ⁽²⁾		5	25	mV
CMRR	V _{CM} = 1 V to 12 V	60	83		dB
PSRR	V _{IN} = 8 V to 40 V	60	84		dB
Input bias current	V _{PIN1} = 0.5 V, Pin 7 open ⁽²⁾		-2.5	-10	μA
Input offset current	V _{PIN1} = 0.5 V, Pin 7 open ⁽²⁾		0.08	1	μA
Input common-mode range		0		$V_{\text{IN}} - 3$	V
Delay to outputs	$T_{J} = 25^{\circ}C^{(4)}$		200	500	ns
Current-Limit Adjust					
Current-limit offset	$V_{PIN3} = 0 V, V_{PIN4} = 0 V, Pin 7 open^{(2)}$	0.45	0.5	0.55	V
Input bias current	$V_{PIN5} = V_{REF}$, $V_{PIN6} = 0$ V		-10	-30	μA
Shutdown Terminal				1	
Threshold voltage		250	350	400	mV
Input voltage range		0		V _{IN}	V
Minimum latching current (I _{PIN1}) ⁽⁵⁾		3	1.5		mA
Maximum nonlatching current (I _{PIN1}) ⁽⁶⁾			1.5	0.8	mA
Delay to outputs	$T_{J} = 25^{\circ}C^{(4)}$		300	600	ns
Output					
Collector-emitter voltage		40			V
Collector leakage current	$V_{\rm C} = 40 \text{ V}$			200	μA
	I _{SINK} = 20 mA		0.1	0.4	
Output low level	I _{SINK} = 100 mA		0.4	2.1	V
	I _{SOURCE} = 20 mA	13	13.5		
Output high level	I _{SOURCE} = 100 mA	12	13.5		V
Rise time	$C_{L} = 1 \text{ nF}, T_{J} = 25^{\circ}C^{(4)}$		50	300	ns
Fall time	$C_{L} = 1 \text{ nF}, T_{J} = 25^{\circ}C^{(4)}$		50	300	ns
Undervoltage Lockout		1		I	
Start-up threshold			7.7	8	V
Threshold hysteresis			0.75		V
Total Standby Current	1	I			
Supply current			17	21	mA

(2) Parameter measured at trip point of latch with $V_{PIN5} = V_{REF}$, $V_{PIN6} = 0$ V.

(3) Amplifier gain defined as:

$$G = \frac{\left(\Delta V_{\mathsf{PIN7}}\right)}{\left(\Delta V_{\mathsf{PIN4}}\right)}$$

where $V_{PIN4} = 0$ to 1 V These parameters, although specified over the recommended operating conditions, are not 100% tested in production. (4)

Current into pin 1 is ensured to latch circuit in shutdown state. (5)

(6) Current into pin 1 is ensured not to latch circuit in shutdown state.





Figure 1. UC1846MDWREP Estimated Device Life at Elevated Temperatures Wirebond Voiding Fail Modes

APPLICATION INFORMATION




Output deadtime is determined by the external capacitor, C_T , according to the formula:


$$\frac{\text{ID}}{\text{ID} - \frac{3.6}{R_{T}(k\Omega)}}$$

τd (μs) = 145C_T (μf) $R_T^{(kΩ)}$ I_D = Oscillator discharge current at 25°C is typically 7.5 mA. For large values of R_T: τd (μs) ≈ 145C_T (μf)

Oscillator frequency is approximated by the formula: $f_T (kHz) \approx \frac{2.2}{R_T (k\Omega) \times C_T (\mu f)}$

Figure 2. Oscillator Circuit










Figure 4. Error-Amplifier Gain and Phase vs Frequency

UC1846-EP CURRENT-MODE PWM CONTROLLER SGLS329-MAY 2006

APPLICATION INFORMATION (continued)





Figure 5. Error-Amplifier Open-Logic DC Gain vs Load Resistance



Slaving allows parallel operation of two or more units with equal current sharing.



APPLICATION INFORMATION (continued)




Figure 7. Pulse-by-Pulse Current Limiting

UC1846-EP **CURRENT-MODE PWM CONTROLLER**

SGLS329-MAY 2006

APPLICATION INFORMATION (continued)





Figure 8. Soft-Start and Shutdown/Restart Functions




A small RC filter may be required in some applications to reduce switch transients. Differential input allows remote noise-free sensing.

Figure 9. Current-Sense Amplifier Connection

SGLS329-MAY 2006





-Bypass capacitance should be low ESR and ESL type. -Short pins 6 and 7 for unity gain testing.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC1846MDWREP	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	UC1846MEP	Samples
V62/06606-01XE	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	UC1846MEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF UC1846-EP :

Catalog: UC1846

• Space: UC1846-SP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




,	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	UC1846MDWREP	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC1846MDWREP	SOIC	DW	16	2000	346.0	346.0	33.0

DW 16


GENERIC PACKAGE VIEW

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DW0016A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




DW0016A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DW0016A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated