# **1-Kb Microwire Serial EEPROM**

### Description

The CAT93C46B is a 1-Kb Serial EEPROM memory device which is configured as either 64 registers of 16 bits (ORG pin at V<sub>CC</sub>) or 128 registers of 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46B features a self-timed internal write with auto-clear. On-chip Power-On Reset circuit protects the internal logic against powering up in the wrong state.

### Features

- High Speed Operation: 4 MHz
- 1.8 V (1.65 V\*) to 5.5 V Supply Voltage Range
- Selectable x8 or x16 Memory Organization
- Self-Timed Write Cycle with Auto-Clear
- Sequential Read
- Software Write Protection
- Power-up Inadvertant Write Protection
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Ranges
- 8-pin PDIP, SOIC, TSSOP and 8-pad UDFN and TDFN Packages
- This Device is Pb-Free, Halogen Free/BFR Free and RoHS Compliant<sup>†</sup>




Figure 1. Functional Symbol

### \*CAT93C46Bxx-xxL (T<sub>A</sub> = -20°C to +85°C)

+For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



# **ON Semiconductor®**

http://onsemi.com







PDIP-8 L SUFFIX CASE 646AA

TSSOP-8 **Y SUFFIX** CASE 948AL



C

**TDFN-8\*\* VP2 SUFFIX** CASE 511AK

SOIC-8
X SUFFIX
ASE 751BE

CASE 517AZ **PIN CONFIGURATIONS** 

UDFN-8

**HU4 SUFFIX** 

CS ⊞ ○ 1 SK ⊞ DI ⊞ DO ⊞	日 V <sub>CC</sub> 日 NC 日 ORG 日 GND	NC □ ○ 1 V <sub>CC</sub> □ CS □ □ SK □	H ORG H GND H DO H DI					
TSSOP (Y), TDFN	SOIC (V, X), UDFN (HU4) (VP2)** View)		C (W)** View)					

\*\* Not recommended for new designs.

### **PIN FUNCTION**

Pin Name	Function
CS	Chip Select
SK	Clock Input
DI	Serial Data Input
DO	Serial Data Output
V <sub>CC</sub>	Power Supply
GND	Ground
ORG	Memory Organization
NC	No Connection

Note: When the ORG pin is connected to V<sub>CC</sub>, the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 14 of this data sheet.

#### Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Units
Storage Temperature	–65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	–0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 The DC input voltage on any pin should not be lower than -0.5 V or higher than V<sub>CC</sub> + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V<sub>CC</sub> + 1.5 V, for periods of less than 20 ns.

#### Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

3. Block Mode,  $V_{CC} = 5 V$ ,  $25^{\circ}C$ 

### Table 3. D.C. OPERATING CHARACTERISTICS

 $(V_{CC} = +1.8 \text{ V to } +5.5 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ } \text{V}_{\text{CC}} = +1.65 \text{ V to } +5.5 \text{ V}, \text{ } \text{T}_{\text{A}} = -20^{\circ}\text{C to } +85^{\circ}\text{C} \text{ unless otherwise specified.})$ 

Symbol	Parameter	Test Co	Min	Max	Units	
I <sub>CC1</sub>	Supply Current (Write)	Write, V <sub>CC</sub> = 5.0 V		1	mA	
I <sub>CC2</sub>	Supply Current (Read)	Read, DO open, f <sub>SK</sub> = 2 MH	z, V <sub>CC</sub> = 5.0 V		500	μΑ
I <sub>SB1</sub>	I <sub>SB1</sub> Standby Current (x8 Mode)	$V_{IN} = GND \text{ or } V_{CC}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		2	μΑ
		CS = GND, ORG = GND	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		5	
I <sub>SB2</sub>	Standby Current	$V_{IN} = GND \text{ or } V_{CC}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		1	μΑ
	(x16 Mode)	CS = GND, ORG = Float or V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		3	
I <sub>LI</sub>	Input Leakage Current	$V_{IN} = GND \text{ to } V_{CC}$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			1	μΑ
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		2	
I <sub>LO</sub>	Output Leakage $V_{OUT} = GND$ to $V_{CC}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		1	μΑ
	Current	CS = GND	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		2	
V <sub>IL1</sub>	Input Low Voltage	$4.5 \text{ V} \le \text{V}_{CC} < 5.5 \text{ V}$		-0.1	0.8	V
V <sub>IH1</sub>	Input High Voltage	$4.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	$4.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$		V <sub>CC</sub> + 1	V
V <sub>IL2</sub>	Input Low Voltage	$1.65 \text{ V} \le \text{V}_{\text{CC}} < 4.5 \text{ V}$	$1.65 \text{ V} \le \text{V}_{\text{CC}} < 4.5 \text{ V}$		V <sub>CC</sub> x 0.2	V
V <sub>IH2</sub>	Input High Voltage	$1.65 \text{ V} \le \text{V}_{\text{CC}} < 4.5 \text{ V}$		V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	$4.5 \text{ V} \le \text{V}_{CC} < 5.5 \text{ V}, \text{ I}_{OL} = 3 \text{ mA}$			0.4	V
V <sub>OH1</sub>	Output High Voltage	4.5 V $\leq$ V_{CC} < 5.5 V, I_{OH} = –400 $\mu A$		2.4		V
V <sub>OL2</sub>	Output Low Voltage	1.65 V $\leq$ V_{CC} < 4.5 V, I_{OL} =	1 mA		0.2	V
V <sub>OH2</sub>	Output High Voltage	1.65 V $\leq$ V <sub>CC</sub> < 4.5 V, I <sub>OH</sub> =	–100 μΑ	V <sub>CC</sub> – 0.2		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **Table 4. PIN CAPACITANCE** ( $T_A = 25^{\circ}C$ , f = 1 MHz, $V_{CC} = 5$ V)

Symbol	Test	Conditions	Min	Тур	Max	Units
C <sub>OUT</sub> (Note 4)	Output Capacitance (DO)	V <sub>OUT</sub> = 0 V			5	pF
C <sub>IN</sub> (Note 4)	Input Capacitance (CS, SK, DI, ORG)	V <sub>IN</sub> = 0 V			5	pF

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

### Table 5. A.C. CHARACTERISTICS

 $(V_{CC} = +1.8 \text{ V to } +5.5 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ } \text{V}_{\text{CC}} = +1.65 \text{ V to } +5.5 \text{ V}, \text{ } \text{T}_{\text{A}} = -20^{\circ}\text{C to } +85^{\circ}\text{C} \text{ unless otherwise specified.})$ 

		V <sub>CC</sub> <	: 3.3 V	V <sub>CC</sub> > T <sub>A</sub> = -40°C	3.3 V to +85°C		
Symbol	Parameter	Min	Max	Min	Max	Units	
t <sub>CSS</sub>	CS Setup Time		50		50		ns
t <sub>CSH</sub>	CS Hold Time	CS Hold Time			0		ns
t <sub>DIS</sub>	DI Setup Time		100		50		ns
t <sub>DIH</sub>	DI Hold Time		100		50		ns
t <sub>PD1</sub>	Output Delay to 1			0.25		0.1	μs
t <sub>PD0</sub>	Output Delay to 0			0.25		0.1	μs
t <sub>HZ</sub> (Note 5)	Output Delay to High-Z			100		100	ns
t <sub>EW</sub>	Program / Erase Cycle Time	WRITE, ERASE		3		3	ms
	WRAL, ERAL			5		5	
t <sub>CSMIN</sub>	Minimum CS Low Time		0.25		0.1		μs
tsкні	Minimum SK High Time		0.25		0.1		μs
t <sub>SKLOW</sub>	Minimum SK Low Time		0.25		0.1		μs
t <sub>SV</sub>	Output Delay to Status Valid			0.25		0.1	μs
SK <sub>MAX</sub>	Maximum Clock Frequency		DC	2000	DC	4000	kHz

5. This parameter is tested initially and after a design or process change that affects the parameter.

#### Table 6. POWER-UP TIMING (Notes 6 and 7)

Symbol	Parameter	Мах	Units
t <sub>PUR</sub>	Power-up to Read Operation	0.1	ms
t <sub>PUW</sub>	Power-up to Write Operation	0.1	ms

6. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods. 7. t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.

### Table 7. A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50 ns			
Input Pulse Voltages	0.4 V to 2.4 V	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 5.5~\textrm{V}$		
Timing Reference Voltages	$0.8 \text{ V}, 2.0 \text{ V} \qquad 4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.0 \text{ V}$			
Input Pulse Voltages	$0.2 V_{CC} \text{ to } 0.7 V_{CC} \qquad 1.65 \text{ V} \le V_{CC} \le 4.8$			
Timing Reference Voltages	0.5 V <sub>CC</sub>	$1.65~V \leq V_{CC} \leq 4.5~V$		
Output Load	Current Source I <sub>OLmax</sub> /I <sub>OHmax</sub> ; C <sub>L</sub> = 100 pF			

### **Device Operation**

The CAT93C46B is a 1024-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46B can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions control the reading, writing and erase operations of the device. The CAT93C46B operates on a single power supply and will generate on chip the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status during a write operation. The serial communication protocol follows the timing shown in Figure 2.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The Ready/Busy flag can be disabled only in Ready state; no change is allowed in Busy state.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organization).

Read

Upon receiving a READ command (Figure 3) and an address (clocked into the DI pin), the DO pin of the CAT93C46B will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay ( $t_{PD0}$  or  $t_{PD1}$ ).

After the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is proceeded by a dummy zero bit. All sunsequent data words will follow without a dummy zero bit.


#### Erase/Write Enable and Disable

The CAT93C46B powers up in the write disable state. Any writing after power–up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46B write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 4.

			Add	ldress Data		ata	
Instruction	Start Bit	Opcode	x8	x16	x8	x16	Comments
READ	1	10	A6-A0	A5-A0			Read Address AN-A0
ERASE	1	11	A6-A0	A5-A0			Clear Address AN–A0
WRITE	1	01	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN–A0
EWEN	1	00	11XXXXX	11XXXX			Write Enable
EWDS	1	00	00XXXXX	00XXXX			Write Disable
ERAL*	1	00	10XXXXX	10XXXX			Clear All Addresses
WRAL*	1	00	01XXXXX	01XXXX	D7-D0	D15-D0	Write All Addresses

Table 8. INSTRUCTION SET	
--------------------------	--

\* Not available at  $V_{CC}$  < 1.8 V





### Write

After receiving a WRITE command (Figure 5), address and the data, the CS (Chip Select) pin must be deselected for a minimum of  $t_{CSMIN}$ . The falling edge of CS will start the self clocking for auto-clear and data store cycles on the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

### Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be de-asserted for a minimum of  $t_{CSMIN}$  (Figure 6). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

### Erase All

Upon receiving an ERAL command (Figure 7), the CS (Chip Select) pin must be deselected for a minimum of  $t_{CSMIN}$ . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

### Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of  $t_{CSMIN}$  (Figure 8). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.




Figure 5. Write Instruction Timing





Figure 8. WRAL Instruction Timing


### PACKAGE DIMENSIONS

PDIP-8, 300 mils CASE 646AA-01 ISSUE A



SYMBOL	MIN NOM		MAX
А			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
с	0.20	0.25	0.36
D	9.02	9.27	10.16
E	7.62	7.87	8.25
E1	6.10	6.35	7.11
е	2.54 BSC		
eB	7.87		10.92
L	2.92	3.30	3.80

TOP VIEW




SIDE VIEW

### Notes:

(1) All dimensions are in millimeters.


(2) Complies with JEDEC MS-001.



END VIEW


### PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°


TOP VIEW



SIDE VIEW

### Notes:


(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.





### PACKAGE DIMENSIONS


SOIC-8, 208 mils CASE 751BE-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А			2.03
A1	0.05		0.25
b	0.36		0.48
с	0.19		0.25
D	5.13		5.33
E	7.75		8.26
E1	5.13		5.38
е		1.27 BSC	
L	0.51		0.76
θ	0°		8°

END VIEW

TOP VIEW




SIDE VIEW

#### Notes:

All dimensions are in millimeters. Angles in degrees.
Complies with EIAJ EDR-7320.


### PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O




SYMBOL	MIN	NOM	MAX
А			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
с	0.09		0.20
D	2.90	3.00	3.10
Е	6.30	6.40	6.50
E1	4.30	4.40	4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.75
θ	0°		8°

#### TOP VIEW



SIDE VIEW




END VIEW


#### Notes:


All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MO-153.

### PACKAGE DIMENSIONS

UDFN8, 2x3 EXTENDED PAD CASE 517AZ-01 ISSUE O







TOP VIEW

SIDE VIEW


**BOTTOM VIEW** 

SYMBOL	MIN	NOM	МАХ
А	0.45	0.50	0.55
A1	0.00	0.02	0.05
A3	0.127 REF		
b	0.20	0.25	0.30
D	1.95	2.00	2.05
D2	1.35	1.40	1.45
E	2.95	3.00	3.05
E2	1.25	1.30	1.35
е	0.50 REF		
L	0.25	0.30	0.35


#### Notes:

(1) All dimensions are in millimeters.

(2) Refer JEDEC MO-236/MO-252.




FRONT VIEW



DETAIL A


### PACKAGE DIMENSIONS

**TDFN8**, 2x3 CASE 511AK-01 **ISSUE A** 





-




b

е

TOP VIEW

SIDE VIEW


**BOTTOM VIEW** 



#### Notes:

(1) All dimensions are in millimeters.

(2) Complies with JEDEC MO-229.



FRONT VIEW

### Example of Ordering Information

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping
CAT93C46BLI-G	93C46P	PDIP-8	l = Industrial (-40°C to +85°C)	NiPdAu	Tube, 50 Units / Tube
CAT93C46BLE-G	93C46P	PDIP-8	E = Extended (-40°C to +125°C)	NiPdAu	Tube, 50 Units / Tube
CAT93C46BVE-GT3	93C46P	SOIC-8, JEDEC	E = Extended (-40°C to +125°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BVI-GT3	93C46P	SOIC-8, JEDEC	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BVI-GT3L	93C46P	SOIC-8, JEDEC	l = Industrial (-20°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BVP2I-GT3 (Note 8)	МОТ	TDFN-8	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BWI-GT3 (Note 8)	93C46P	SOIC-8, JEDEC	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BXI-T2	93C46P	SOIC-8, EIAJ	I = Industrial (−40°C to +85°C)	Matte-Tin	Tape & Reel, 2,000 Units / Reel
CAT93C46BXE-T2	93C46P	SOIC-8, EIAJ	E = Extended (-40°C to +125°C)	Matte-Tin	Tape & Reel, 2,000 Units / Reel
CAT93C46BYI-GT3	M46P	TSSOP-8	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BYI-GT3L	M46P	TSSOP-8	l = Industrial (-20°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BYE-GT3	M46P	TSSOP-8	E = Extended (-40°C to +125°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BHU4I-GT3	MOU	UDFN-8	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT93C46BHU4E-GT3	MOU	UDFN-8	E = Extended (-40°C to +125°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel

8. Not recommended for new designs.

9. All packages are RoHS-compliant (Lead-free, Halogen-free).

10. The standard lead finish is NiPdAu.

11. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

12. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

13. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, UN semiconductor and up are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC wows the rights to a number of patents, trademarks, recopyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for suptral patient by body or other applications intended to support or sustain life or for any utre application in which the SCILL C conduct so and as the application and set of the application at a structure application and set of the application and set of the application by customer's technical experiments intended for support or sustain life or for any utre application in which the SCILL C modulus of the application and set of the applicati surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Japan Customer Focus Center

For additional information, please contact your local Sales Representative